ARM and IBM Power

CeedVector/Preconditioning: fix CeedInt loop vars to CeedSize #5087

Sign in to view logs

Triggered via pull request June 23, 2023 02:50

jedbrown

opened #1241

jed/fix-vec-size-loop-vars

Status Success

Total duration 16m 16s

Artifacts –

This run and associated checks have been archived and are scheduled for deletion. Learn more about checks retention

c-fortran-test-hardware.yml

on: pull_request

Matrix: test