-
Notifications
You must be signed in to change notification settings - Fork 13
/
files.qip
45 lines (43 loc) · 2.69 KB
/
files.qip
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
set_global_assignment -name VHDL_FILE rtl/dpram16_8.vhd
set_global_assignment -name VHDL_FILE rtl/spram.vhd
set_global_assignment -name VERILOG_FILE "rtl/sprom.v"
set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv
set_global_assignment -name VHDL_FILE rtl/sn76489/sn76489_clock_div.vhd
set_global_assignment -name VHDL_FILE rtl/sn76489/sn76489_latch_ctrl.vhd
set_global_assignment -name VHDL_FILE rtl/sn76489/sn76489_noise.vhd
set_global_assignment -name VHDL_FILE rtl/sn76489/sn76489_tone.vhd
set_global_assignment -name VHDL_FILE rtl/sn76489/sn76489_attenuator.vhd
set_global_assignment -name VHDL_FILE rtl/sn76489/sn76489_top.vhd
set_global_assignment -name VHDL_FILE "rtl/vdp18/vdp18_pack-p.vhd"
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_pattern.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_sprite.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_clk_gen.vhd
set_global_assignment -name VHDL_FILE "rtl/vdp18/vdp18_col_pack-p.vhd"
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_col_mux.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_cpuio.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_ctrl.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_hor_vert.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_addr_mux.vhd
set_global_assignment -name VHDL_FILE rtl/vdp18/vdp18_core.vhd
set_global_assignment -name VERILOG_FILE "rtl/tipi/tipi_top.v"
set_global_assignment -name VERILOG_FILE "rtl/tipi/latch_8bit.v"
set_global_assignment -name VERILOG_FILE "rtl/tipi/mux2_8bit.v"
set_global_assignment -name VERILOG_FILE "rtl/tipi/shift_pload_sout.v"
set_global_assignment -name VERILOG_FILE "rtl/tipi/shift_sin_pout.v"
set_global_assignment -name VERILOG_FILE "rtl/multiplier.v"
set_global_assignment -name VERILOG_FILE "rtl/mecmouse.v"
set_global_assignment -name VHDL_FILE rtl/cv_clock.vhd
set_global_assignment -name VHDL_FILE rtl/cv_por.vhd
set_global_assignment -name SYSTEMVERILOG_FILE "rtl/fdc1772/fdc1772.sv"
set_global_assignment -name VERILOG_FILE "rtl/fdc1772/floppy.v"
set_global_assignment -name VHDL_FILE "fpga/src/ep994a.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/gromext.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/pager612.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/plc10_speech_synthetizer.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/scratchpad.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/tispeechsyn.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/tms5220.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/tms6100.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/tms9900.vhd"
set_global_assignment -name VHDL_FILE "fpga/src/tms9919.vhd"
set_global_assignment -name SYSTEMVERILOG_FILE Ti994a.sv