-
Notifications
You must be signed in to change notification settings - Fork 3
/
AladdinLCD.lct
147 lines (95 loc) · 2.35 KB
/
AladdinLCD.lct
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
[Device]
Family = lc4k;
PartNumber = LC4032V-75T44I;
Package = 44TQFP;
PartType = LC4032V;
Speed = -7.5;
Operating_condition = IND;
Status = Production;
EN_PinGLB = yes;
EN_PinMacrocell = yes;
[Revision]
Parent = lc4k32v.lci;
DATE = 06/11/2019;
TIME = 20:08:07;
Source_Format = Pure_VHDL;
Synthesis = Synplify;
[Ignore Assignments]
[Clear Assignments]
[Backannotate Assignments]
[Global Constraints]
Logic_optimization_effort = 4;
Clock_enable_optimization = Keep_all;
[Location Assignments]
layer = OFF;
LPC_CLK = Pin, 39, -, -, -;
LPC_RST = Pin, 2, -, A, 5;
LCD_DATA_0_ = Pin, 26, -, B, 7;
LCD_DATA_1_ = Pin, 41, -, A, 1;
LCD_DATA_2_ = Pin, 42, -, A, 2;
LCD_DATA_3_ = Pin, 43, -, A, 3;
LCD_E = Pin, 31, -, B, 10;
LCD_RS = Pin, 29, -, B, 8;
LPC_LAD_0_ = Pin, 38, -, B, 15;
LPC_LAD_1_ = Pin, 37, -, B, 14;
LPC_LAD_2_ = Pin, 36, -, B, 13;
LPC_LAD_3_ = Pin, 35, -, B, 12;
LCD_CONTRAST = Pin, 9, -, A, 10;
[Group Assignments]
layer = OFF;
[Resource Reservations]
layer = OFF;
[Fitter Report Format]
[Power]
[Source Constraint Option]
[Fast Bypass]
[OSM Bypass]
[Input Registers]
NONE = LPC_LAD_0_;
[Netlist/Delay Format]
NetList = VHDL;
[IO Types]
layer = OFF;
[Pullup]
[Slewrate]
[Region]
[Timing Constraints]
layer = OFF;
[HSI Attributes]
[Input Delay]
[opt global constraints list]
[Explorer User Settings]
[Pin attributes list]
[global constraints list]
[Global Constraints Process Update]
[pin lock limitation]
[LOCATION ASSIGNMENTS LIST]
[RESOURCE RESERVATIONS LIST]
[individual constraints list]
[Attributes list setting]
[Timing Analyzer]
[PLL Assignments]
[Dual Function Macrocell]
[Explorer Results]
[VHDL synplify constraints]
[VHDL spectrum constraints]
[verilog synplify constraints]
[verilog spectrum constraints]
[VHDL synplify constraints list]
[VHDL spectrum constraints list]
[verilog synplify constraints list]
[verilog spectrum constraints list]
[ORP Bypass]
[Register Powerup]
RESET = LCD_DATA_0_, LCD_DATA_1_, LCD_DATA_2_, LCD_DATA_3_, LCD_E, LCD_RS, LCD_CONTRAST;
NONE = LPC_LAD_0_, LPC_LAD_1_, LPC_LAD_2_, LPC_LAD_3_;
[Constraint Version]
version = 1.0;
[ORP ASSIGNMENTS]
layer = OFF;
[Node attribute]
layer = OFF;
[SYMBOL/MODULE attribute]
layer = OFF;
[Nodal Constraints]
layer = OFF;