A base HxS controller specification for controllers with dual buffer memories to exchange memory data between SW and HW coherently. Its purpose is solely to be inherited by HxS implementations of e.g., SPI, I2C etc. controllers based on this principle.