Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Flash memory for user data connected to PL #150

Closed
kaolpr opened this issue Aug 22, 2020 · 8 comments
Closed

Flash memory for user data connected to PL #150

kaolpr opened this issue Aug 22, 2020 · 8 comments
Assignees
Milestone

Comments

@kaolpr
Copy link
Member

kaolpr commented Aug 22, 2020

CERN insists on having direct access to some non-volatile memory from PL to store WRC calibration data.

Please add a separate flash connected to PL exclusively and make it an assembly variant.

@kaolpr kaolpr added this to the AFCZ v2.0 milestone Aug 22, 2020
@arthurspi
Copy link

Concerning this issue our prefered solution is having PS and PL pins connected to the same flash. I.e. shorting the PS & PL pins (post the TXB0108 buffers). This prove to work on our boards and allows for flashing over PCIe.

@filipswit
Copy link
Collaborator

@arthurspi Is this solution fine for you? Should Enable be driven from MMC, to switch between PS and PL access?

image

@arthurspi
Copy link

arthurspi commented Sep 14, 2020

@filipswit The idea is to have access to the flash that holds the board's firmware from the PL. We don't actually need a second memory.
If we can apply the same circuit to the existing flash that would be perfect.

If there is a switching it should also be accessible from the PL.

@filipswit
Copy link
Collaborator

@arthurspi If you want to use flash that already exist (IC37 IC40), don't you have access to it through FPGA_SPI_FLASH_UPDATE?

@arthurspi
Copy link

@filipswit The reason is there is a shared infrastructure at cern to flash over PCI, and it has a direct SPI interface as for the wr-core.
by FPGA_SPI_FLASH_UPDATE do you mean the axi interface?

@filipswit
Copy link
Collaborator

There is an SPI connected to MMC and PL.
image
image

@arthurspi
Copy link

To my understanding there is one SPI connection between the MMC and the PL but not between PL and the QSPI flash

@filipswit
Copy link
Collaborator

filipswit commented Sep 23, 2020

@arthurspi sorry, you are right, while making #84, just realized that there are two separate SPIs. I added another from PL to Flash.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants