Skip to content

Latest commit

 

History

History
19 lines (13 loc) · 315 Bytes

README.md

File metadata and controls

19 lines (13 loc) · 315 Bytes

Xillybus

Python lib to write and read data to/from FPGA registers over Xillybus Lite

Compatible with versions 2 and 3

Based on http://xillybus.com/xillybus-lite

Example:

#!/usr/bin/python3
import xillybus

bus=xillybus.Xillybus('/dev/uio0')
bus.read_byte(0x04)
print(hex(val))

Based on plmem utility