Skip to content

Issues: openhwgroup/cvfpu

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

38 Open 25 Closed
38 Open 25 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Undefined width of reg_ena_i at fpnew_divsqrt_multi
#144 opened Nov 14, 2024 by redpanda3
Out of bound signals generated by yosys
#143 opened Nov 6, 2024 by redpanda3
[BUG] NX flag not correctly triggered in specific cases
#139 opened Aug 22, 2024 by fly-1011
7
CVFPU incorrectly suppresses overflow flag on I2F conversions
#123 opened May 24, 2024 by michael-platzer
1
2
[BUG] Incorrectly set fflags: An underflow exception is triggered when the computed result is an exact subnormal number.
#121 opened May 18, 2024 by fly-1011
2
[BUG] Incorrect fflags Set When Using fdiv Instruction to Divide by Infinity
#120 opened May 15, 2024 by fly-1011
2
SQRT operation for FP16ALT only works when all op[n] lanes are assigned to the same input
#117 opened May 12, 2024 by selimsandal
1
[BUG] Unexpected Rounding Behavior During fsqrt.d Execution
#112 opened Apr 22, 2024 by youzi27
2
[BUG] Incorrect Accumulation of ‘OF’ Flag in fflags After Executing fsqrt.d on Infinity
#111 opened Apr 22, 2024 by youzi27
2
[BUG] Incorrect Result from 'fdiv' Operation Leading to Negative Infinity Instead of Smallest Negative Number
#110 opened Apr 22, 2024 by youzi27
2
how complicated would it be add FP8 E3M4 and E2M5 support to this IP?
#105 opened Nov 2, 2023 by muzafferkal
2
Is it possible to do BF16*int8 + int8 using this IP ? #103
#104 opened Nov 2, 2023 by muzafferkal
Bug report: fdiv.s taking two NaN may return a valid number and is not always the consequence of a wrong rounding
#85 opened Apr 17, 2023 by flaviens
Bug report: FSQRT of non-canonical NaN gives valid large floats
#84 opened Apr 17, 2023 by flaviens
Bug report: Under some microarchitectural circumstances, NAN conversion from simple to double precision gives wrong result
#77 opened Mar 6, 2023 by flaviens
Bug report: Floating conversion from double to unsigned int may provide wrong result
#76 opened Mar 5, 2023 by flaviens
Bug report: Floating conversion from double to simple infinity sets a lot of ones in the mantissa
#75 opened Mar 5, 2023 by flaviens
Narrowing converting instruction mismatch issue for number infinity
#69 opened Jan 23, 2023 by Shafi10x
@stmach @pascalgouedo
3
FDIV FSQRT Rounding Mode Calculation Mismatches
#68 opened Oct 25, 2022 by M31581
1
fsgnjx.s instruction is misbehaving with operand-b as infinity
#67 opened Oct 11, 2022 by AuringzaibSabir
Benchmarking of PULP FPU against Whisper ISS
#65 opened Sep 2, 2022 by HamzaShabbir517
5
multipication issue encountered on CVA6
#63 opened Aug 12, 2022 by MikeOpenHWGroup
1
Classify operation output giving incorrect value
#62 opened Jul 21, 2022 by Agha786
what's the meaning for CPKAB and CPKCD operation?
#59 opened Dec 20, 2021 by bysg
1
Getting wrong result on FMUL-S with DYN-RDN mode
#54 opened Oct 18, 2021 by zeeshanrafique23
1
ProTip! Exclude everything labeled bug with -label:bug.