Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

configuration for 1Mhz #2

Open
KVK012 opened this issue Jan 6, 2018 · 3 comments
Open

configuration for 1Mhz #2

KVK012 opened this issue Jan 6, 2018 · 3 comments

Comments

@KVK012
Copy link

KVK012 commented Jan 6, 2018

I have tested your code and it is working fine if clock freq is 16Mhz.
If I set 1Mhz clock the code is not working
I changed value from 16000 to 1000 at TA1CCR0 = 1000u; but what to set at one more condition as shown below.
if (TA1CCR0 > 750)
{
...
...
}
Please guide.

@rbasoalto
Copy link
Owner

This was all based on SMCLK ticking at 16 MHz. You could divide everything by 16 if SMCLK is running at 1 MHz, and it should just work. So in that captured edge value comparison (TACCR0>750) you could try 47 and everything else should follow.

@KVK012
Copy link
Author

KVK012 commented Jan 8, 2018

Hi,
Thanks for reply.
I already tried that but it is not working. Would you like to suggest anything else? I will try.

@rbasoalto
Copy link
Owner

Are you setting up DCO at 1 MHz and sourcing both MCLK and SMCLK from it? Other than that, just make sure you're setting up USCI_A0 correctly for the 1 MHz clock and your desired baud rate.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants