Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RISC-V Vectored-Mode Trap Entry Support? #13

Open
Coekjan opened this issue Sep 5, 2023 · 0 comments
Open

RISC-V Vectored-Mode Trap Entry Support? #13

Coekjan opened this issue Sep 5, 2023 · 0 comments

Comments

@Coekjan
Copy link

Coekjan commented Sep 5, 2023

trapframe-rs/src/arch/riscv/trap.rs

Line 44 in 0f27d58

asm!("csrw stvec, {}", in(reg) trap_entry as usize);

This line just sets Direct-Mode and trap.S does not support Vectored-Mode now. I suggest that this library support Vectored-Mode on RISC-V.

这行直接设置为了 Direct-Mode，而且 trap.S 目前也并不支持 Vectored-Mode。我建议本库支持 RISC-V 上的 Vectored-Mode。
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@Coekjan