Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

make debug fails in verilator #1807

Closed
3 tasks done
HazemAlindari opened this issue Feb 28, 2024 · 2 comments
Closed
3 tasks done

make debug fails in verilator #1807

HazemAlindari opened this issue Feb 28, 2024 · 2 comments
Labels

Comments

@HazemAlindari
Copy link

Background Work

Chipyard Version and Hash

Release: 1.11.0
Hash: ac58f38

OS Setup

name -a: Linux 8d529d91e146 6.6.12-linuxkit #1 SMP Thu Feb 8 06:36:34 UTC 2024 x86_64 GNU/Linux
condaList.log
printenv.log

Other Setup

I started with a fresh chipyard folder and just ruined the build-setup.sh

Current Behavior

Please excuse my novice knowledge!

I cd to sims/verilator then I build using "make debug > output.log" (same error with "make debug") The build fails with an error:
terminal.log
output.log

Expected Behavior

I expect the build to compile correctly as it compiles problem free with just "make"
So only the debug version is not compiling

Other Information

No response

@abejgonzalez
Copy link
Contributor

We recently bumped Verilator due to a Verilator bug. #1800. I would check to see if that fixes the issue

@HazemAlindari
Copy link
Author

My bad, I missed this commit entirely, thank you very much, the issue has been fixed!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

2 participants