forked from sabottenda/llvm-sample-target
-
Notifications
You must be signed in to change notification settings - Fork 0
/
SampleISelLowering.cpp
384 lines (323 loc) · 13.9 KB
/
SampleISelLowering.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
//===-- SampleISelLowering.cpp - Sample DAG Lowering Implementation -----------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines the interfaces that Sample uses to lower LLVM code into a
// selection DAG.
//
//===----------------------------------------------------------------------===//
#define DEBUG_TYPE "sample-lower"
#include "SampleISelLowering.h"
#include "SampleMachineFunction.h"
#include "SampleTargetMachine.h"
#include "SampleSubtarget.h"
#include "MCTargetDesc/SampleInstPrinter.h"
#include "MCTargetDesc/SampleMCTargetDesc.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/Function.h"
#include "llvm/IR/GlobalVariable.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/IR/CallingConv.h"
#include "llvm/CodeGen/CallingConvLower.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/CodeGen/ValueTypes.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
using namespace llvm;
std::string getFlagsString(const ISD::ArgFlagsTy &Flags) {
if (Flags.isZExt()) {
return "ZExt";
} else if (Flags.isSExt()) {
return "SExt";
} else if (Flags.isInReg()) {
return "Reg";
} else if (Flags.isSRet()) {
return "SRet";
} else if (Flags.isByVal()) {
return "ByVal";
} else if (Flags.isNest()) {
return "Nest";
} else {
return "No Flags";
}
}
SampleTargetLowering::
SampleTargetLowering(const SampleTargetMachine &TM)
: TargetLowering(TM),
Subtarget(*TM.getSubtargetImpl()) {
LLVM_DEBUG(dbgs() << ">> SampleTargetLowering::constructor <<\n");
// booleanをどう表すかを定義
setBooleanContents(ZeroOrOneBooleanContent);
setBooleanVectorContents(ZeroOrOneBooleanContent);
// ターゲットで利用できるレジスタを登録
addRegisterClass(MVT::i32, &Sample::CPURegsRegClass);
// (符号)拡張ロード命令が対応していない型の操作方法を登録
for (MVT VT : MVT::integer_valuetypes()) {
setLoadExtAction(ISD::EXTLOAD, VT, MVT::i1, Promote);
setLoadExtAction(ISD::EXTLOAD, VT, MVT::i8, Promote);
setLoadExtAction(ISD::EXTLOAD, VT, MVT::i16, Promote);
setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote);
setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i8, Promote);
setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i16, Promote);
setLoadExtAction(ISD::SEXTLOAD, VT, MVT::i1, Promote);
setLoadExtAction(ISD::SEXTLOAD, VT, MVT::i8, Promote);
setLoadExtAction(ISD::SEXTLOAD, VT, MVT::i16, Promote);
}
// 関数のアラインメント
setMinFunctionAlignment(Align(4));
// スタックポインタのレジスタを指定
setStackPointerRegisterToSaveRestore(Sample::SP);
// レジスタの操作方法を計算
computeRegisterProperties(Subtarget.getRegisterInfo());
}
SDValue SampleTargetLowering::
LowerOperation(SDValue Op, SelectionDAG &DAG) const {
llvm_unreachable("not supported operation");
return SDValue();
}
//===----------------------------------------------------------------------===//
// Calling Convention Implementation
//===----------------------------------------------------------------------===//
#include "SampleGenCallingConv.inc"
SDValue SampleTargetLowering::
LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv,
bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins,
const SDLoc &dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const {
LLVM_DEBUG(dbgs() << ">> SampleTargetLowering::LowerFormalArguments <<\n");
LLVM_DEBUG(dbgs() << " Chain: "; Chain->dumpr(););
MachineFunction &MF = DAG.getMachineFunction();
MachineFrameInfo &MFI = MF.getFrameInfo();
MachineRegisterInfo &RegInfo = MF.getRegInfo();
// Assign locations to all of the incoming arguments.
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
ArgLocs, *DAG.getContext());
CCInfo.AnalyzeFormalArguments(Ins, CC_Sample);
for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
CCValAssign &VA = ArgLocs[i];
if (VA.isRegLoc()) {
// 引数がレジスタで渡された場合
MVT RegVT = VA.getLocVT();
const TargetRegisterClass *RC = &Sample::CPURegsRegClass;
LLVM_DEBUG(dbgs() << " Reg N" << i
<< " LowerFormalArguments Unhandled argument type: "
<< RegVT.SimpleTy << "\n";);
if (VA.getLocInfo() != CCValAssign::Full) {
llvm_unreachable("not supported yet");
}
unsigned VReg = RegInfo.createVirtualRegister(RC);
RegInfo.addLiveIn(VA.getLocReg(), VReg);
SDValue ArgValue = DAG.getCopyFromReg(Chain, dl, VReg, RegVT);
InVals.push_back(ArgValue);
} else { // VA.isRegLoc()
// 引数がメモリで渡された場合
// Sanity check
assert(VA.isMemLoc());
// Load the argument to a virtual register
unsigned ObjSize = VA.getLocVT().getSizeInBits()/8;
LLVM_DEBUG(dbgs() << " Mem N" << i
<< " LowerFormalArguments Unhandled argument type: "
<< EVT(VA.getLocVT()).getEVTString()
<< "\n";);
// フレームインデックスを作成する
int FI = MFI.CreateFixedObject(ObjSize, VA.getLocMemOffset(), true);
// スタックから引数を取得するためにloadノードを作成する
SDValue FIN = DAG.getFrameIndex(FI, MVT::i32);
InVals.push_back(DAG.getLoad(VA.getLocVT(), dl, Chain, FIN,
MachinePointerInfo::getFixedStack(DAG.getMachineFunction(), FI)));
}
}
LLVM_DEBUG(
for (SmallVectorImpl<SDValue>::const_iterator i = InVals.begin();
i != InVals.end(); ++i) {
dbgs() << " InVals: "; i->getNode()->dump();
});
LLVM_DEBUG(dbgs() << ">> done LowerFormalArguments <<\n";);
return Chain;
}
//===----------------------------------------------------------------------===//
// Call Calling Convention Implementation
//===----------------------------------------------------------------------===//
/// LowerCall - functions arguments are copied from virtual regs to
/// (physical regs)/(stack frame), CALLSEQ_START and CALLSEQ_END are emitted.
/// TODO: isTailCall.
SDValue SampleTargetLowering::
LowerCall(CallLoweringInfo &CLI,
SmallVectorImpl<SDValue> &InVals) const {
SelectionDAG &DAG = CLI.DAG;
SDLoc &dl = CLI.DL;
SmallVector<ISD::OutputArg, 32> &Outs = CLI.Outs;
SmallVector<SDValue, 32> &OutVals = CLI.OutVals;
SmallVector<ISD::InputArg, 32> &Ins = CLI.Ins;
SDValue InChain = CLI.Chain;
SDValue Callee = CLI.Callee;
bool &isTailCall = CLI.IsTailCall;
CallingConv::ID CallConv = CLI.CallConv;
bool isVarArg = CLI.IsVarArg;
LLVM_DEBUG(dbgs() << ">> SampleTargetLowering::LowerCall <<\n");
LLVM_DEBUG(dbgs() << " InChain: "; InChain->dumpr(););
LLVM_DEBUG(dbgs() << " Callee: "; Callee->dumpr(););
// 末尾呼び出しは未対応
isTailCall = false;
// 関数のオペランドを解析してオペランドをレジスタに割り当てる
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
ArgLocs, *DAG.getContext());
CCInfo.AnalyzeCallOperands(Outs, CC_Sample);
// スタックを何Byte使っているか取得
unsigned NumBytes = CCInfo.getNextStackOffset();
LLVM_DEBUG(dbgs() << " stack offset: " << NumBytes << "\n");
// 関数呼び出し開始のNode
auto PtrVT = getPointerTy(DAG.getDataLayout());
InChain = DAG.getCALLSEQ_START(InChain, NumBytes, 0, dl);
SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass;
SDValue StackPtr;
// 引数をRegsToPassに追加していく
for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
SDValue Arg = OutVals[i];
CCValAssign &VA = ArgLocs[i];
ISD::ArgFlagsTy Flags = Outs[i].Flags;
LLVM_DEBUG(dbgs() << " Arg: "; Arg->dumpr());
// 引数が数値
if (Flags.isByVal()) {
assert(Flags.getByValSize() &&
"ByVal args of size 0 should have been ignored by front-end.");
llvm_unreachable("ByVal arguments are not supported");
continue;
}
// 必要に応じてPromoteする
switch (VA.getLocInfo()) {
default: llvm_unreachable("Unknown loc info!");
case CCValAssign::Full: break;
case CCValAssign::SExt:
Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg);
break;
case CCValAssign::ZExt:
Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg);
break;
case CCValAssign::AExt:
Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg);
break;
}
// レジスタ経由の引数はRegsToPassに追加
if (VA.isRegLoc()) {
LLVM_DEBUG(dbgs() << " Reg: " << VA.getLocReg() << "\n");
RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
} else {
assert(VA.isMemLoc());
llvm_unreachable("MemLoc arguments are not supported");
}
}
// レジスタをコピーするノードを作成
SDValue InFlag;
for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) {
InChain = DAG.getCopyToReg(InChain, dl, RegsToPass[i].first,
RegsToPass[i].second, InFlag);
InFlag = InChain.getValue(1);
}
if (GlobalAddressSDNode *G = dyn_cast<GlobalAddressSDNode>(Callee)) {
Callee = DAG.getTargetGlobalAddress(G->getGlobal(), dl, MVT::i32);
LLVM_DEBUG(dbgs() << " Global: " << Callee.getNode() << "\n");
} else if (ExternalSymbolSDNode *E = dyn_cast<ExternalSymbolSDNode>(Callee)) {
Callee = DAG.getTargetExternalSymbol(E->getSymbol(), MVT::i32);
LLVM_DEBUG(dbgs() << " External: " << Callee.getNode() << "\n");
}
SDVTList NodeTys = DAG.getVTList(MVT::Other, MVT::Glue);
SmallVector<SDValue, 8> Ops;
Ops.push_back(InChain);
Ops.push_back(Callee);
// 引数のレジスタをリストに追加
for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) {
Ops.push_back(DAG.getRegister(RegsToPass[i].first,
RegsToPass[i].second.getValueType()));
}
if (InFlag.getNode())
Ops.push_back(InFlag);
InChain = DAG.getNode(SampleISD::Call, dl, NodeTys, Ops);
InFlag = InChain.getValue(1);
// 関数呼び出し終了のNode
InChain = DAG.getCALLSEQ_END(InChain,
DAG.getConstant(NumBytes, dl, PtrVT, true),
DAG.getConstant(0, dl, PtrVT, true),
InFlag, dl);
InFlag = InChain.getValue(1);
// 戻り値の処理
return LowerCallResult(InChain, InFlag, CallConv, isVarArg,
Ins, dl, DAG, InVals);
}
/// LowerCallResult - Lower the result values of a call into the
/// appropriate copies out of appropriate physical registers.
SDValue SampleTargetLowering::
LowerCallResult(SDValue Chain, SDValue InFlag,
CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::InputArg> &Ins,
const SDLoc &dl, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const {
// Assign locations to each value returned by this call.
SmallVector<CCValAssign, 16> RVLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
RVLocs, *DAG.getContext());
CCInfo.AnalyzeCallResult(Ins, RetCC_Sample);
// 結果レジスタをコピー
for (unsigned i = 0; i != RVLocs.size(); ++i) {
Chain = DAG.getCopyFromReg(Chain, dl, RVLocs[i].getLocReg(),
RVLocs[i].getValVT(), InFlag).getValue(1);
InFlag = Chain.getValue(2);
InVals.push_back(Chain.getValue(0));
}
return Chain;
}
//===----------------------------------------------------------------------===//
// Return Value Calling Convention Implementation
//===----------------------------------------------------------------------===//
SDValue SampleTargetLowering::
LowerReturn(SDValue Chain,
CallingConv::ID CallConv, bool isVarArg,
const SmallVectorImpl<ISD::OutputArg> &Outs,
const SmallVectorImpl<SDValue> &OutVals,
const SDLoc &dl, SelectionDAG &DAG) const {
LLVM_DEBUG(dbgs() << ">> SampleTargetLowering::LowerReturn <<\n");
LLVM_DEBUG(dbgs() << " Chain: "; Chain->dumpr(););
SmallVector<CCValAssign, 16> RVLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
RVLocs, *DAG.getContext());
// 戻り値を解析する
CCInfo.AnalyzeReturn(Outs, RetCC_Sample);
SDValue Flag;
SmallVector<SDValue, 4> RetOps(1, Chain);
// 戻り値をレジスタにコピーするノードを作成
for (unsigned i = 0; i != RVLocs.size(); ++i) {
CCValAssign &VA = RVLocs[i];
assert(VA.isRegLoc() && "Can only return in registers!");
Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(),
OutVals[i], Flag);
// Guarantee that all emitted copies are stuck together with flags.
Flag = Chain.getValue(1);
RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
}
LLVM_DEBUG(
for (SmallVectorImpl<SDValue>::const_iterator i = OutVals.begin();
i != OutVals.end(); ++i) {
dbgs() << " OutVals: "; i->getNode()->dump();
});
RetOps[0] = Chain;
RetOps[1] = DAG.getRegister(Sample::RA, MVT::i32);
// フラグが立っていたら追加する
if (Flag.getNode())
RetOps.push_back(Flag);
// 常に "ret $ra" を生成
return DAG.getNode(SampleISD::Ret, dl, MVT::Other, RetOps);
}