Skip to content
This repository has been archived by the owner on May 15, 2021. It is now read-only.

fix RegData shift #15

Merged
merged 5 commits into from
Oct 21, 2019
Merged

fix RegData shift #15

Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
2457a25
add example pic
loopyme Oct 19, 2019
22ae9b1
Merge branch 'master' of github.com:CQU-AI/MIPS-Assembler
loopyme Oct 19, 2019
27ee91a
Merge branch 'master' of github.com:CQU-AI/MIPS-Assembler
loopyme Oct 19, 2019
b41be64
Merge branch 'master' of github.com:CQU-AI/MIPS-Assembler
loopyme Oct 21, 2019
7f09562
fix RegData-shift
loopyme Oct 21, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions fengyong/RegData.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -91,10 +91,10 @@ def __and__(self, other_data):
return self.op(self, other_data, int.__and__)

def __rshift__(self, n):
return RegData(self.value >> n, self.bin_length)
return self.op(self, other_data, int.__rshift__)

def __lshift__(self, n):
return RegData(self.value << n, self.bin_length)
return self.op(self, other_data, int.__lshift__)

def __hash__(self):
return self._value.__hash__()
Expand Down