-
Notifications
You must be signed in to change notification settings - Fork 41
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[CHERI][InstCombine] Add test for 8-byte-capability-sized memcpy
- Loading branch information
1 parent
578ea4f
commit a36b99f
Showing
1 changed file
with
77 additions
and
0 deletions.
There are no files selected for viewing
77 changes: 77 additions & 0 deletions
77
llvm/test/Transforms/InstCombine/cheri-memcpy-64bit-cap.ll
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,77 @@ | ||
| ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py | ||
| ; RUN: opt < %s -instcombine -S | FileCheck %s | ||
| target datalayout = "e-m:e-pf200:64:64:64:32-p:32:32-i64:64-n32-S128-A200-P200-G200" | ||
|
|
||
| ;; memcpy has capability size and alignment, and may copy a capability | ||
|
|
||
| define ptr addrspace(200) @test_memcpy_cap(ptr addrspace(200) %d, ptr addrspace(200) %s) { | ||
| ; CHECK-LABEL: @test_memcpy_cap( | ||
| ; CHECK-NEXT: [[TMP1:%.*]] = load i64, ptr addrspace(200) [[S:%.*]], align 8 | ||
| ; CHECK-NEXT: store i64 [[TMP1]], ptr addrspace(200) [[D:%.*]], align 8 | ||
| ; CHECK-NEXT: ret ptr addrspace(200) [[D]] | ||
| ; | ||
| call void @llvm.memcpy.p200.p200.i32(ptr addrspace(200) align 8 %d, ptr addrspace(200) align 8 %s, i32 8, i1 false) must_preserve_cheri_tags | ||
| ret ptr addrspace(200) %d | ||
| } | ||
|
|
||
| ;; memcpy may contain a capability, but alignment is not known | ||
|
|
||
| define ptr addrspace(200) @test_memcpy8_align_unknown(ptr addrspace(200) %d, ptr addrspace(200) %s) { | ||
| ; CHECK-LABEL: @test_memcpy8_align_unknown( | ||
| ; CHECK-NEXT: [[TMP1:%.*]] = load i64, ptr addrspace(200) [[S:%.*]], align 1 | ||
| ; CHECK-NEXT: store i64 [[TMP1]], ptr addrspace(200) [[D:%.*]], align 1 | ||
| ; CHECK-NEXT: ret ptr addrspace(200) [[D]] | ||
| ; | ||
| call void @llvm.memcpy.p200.p200.i32(ptr addrspace(200) %d, ptr addrspace(200) %s, i32 8, i1 false) must_preserve_cheri_tags | ||
| ret ptr addrspace(200) %d | ||
| } | ||
|
|
||
| ;; memcpy may contain a capability, but alignment may not be sufficient for capability load/store | ||
|
|
||
| define ptr addrspace(200) @test_memcpy8_align_4(ptr addrspace(200) %d, ptr addrspace(200) %s) { | ||
| ; CHECK-LABEL: @test_memcpy8_align_4( | ||
| ; CHECK-NEXT: [[TMP1:%.*]] = load i64, ptr addrspace(200) [[S:%.*]], align 4 | ||
| ; CHECK-NEXT: store i64 [[TMP1]], ptr addrspace(200) [[D:%.*]], align 4 | ||
| ; CHECK-NEXT: ret ptr addrspace(200) [[D]] | ||
| ; | ||
| call void @llvm.memcpy.p200.p200.i32(ptr addrspace(200) align 4 %d, ptr addrspace(200) align 4 %s, i32 8, i1 false) must_preserve_cheri_tags | ||
| ret ptr addrspace(200) %d | ||
| } | ||
|
|
||
| ;; memcpy does not copy capabilities, so can be transformed to regular load/store | ||
|
|
||
| define ptr addrspace(200) @test_memcpy8_nocap(ptr addrspace(200) %d, ptr addrspace(200) %s) { | ||
| ; CHECK-LABEL: @test_memcpy8_nocap( | ||
| ; CHECK-NEXT: [[TMP1:%.*]] = load i64, ptr addrspace(200) [[S:%.*]], align 8 | ||
| ; CHECK-NEXT: store i64 [[TMP1]], ptr addrspace(200) [[D:%.*]], align 8 | ||
| ; CHECK-NEXT: ret ptr addrspace(200) [[D]] | ||
| ; | ||
| call void @llvm.memcpy.p200.p200.i32(ptr addrspace(200) align 8 %d, ptr addrspace(200) align 8 %s, i32 8, i1 false) no_preserve_cheri_tags | ||
| ret ptr addrspace(200) %d | ||
| } | ||
|
|
||
| ;; memcpy has unknown alignment but does not copy capabilities, so can be transformed to regular load/store | ||
|
|
||
| define ptr addrspace(200) @test_memcpy8_nocap_align_unknown(ptr addrspace(200) %d, ptr addrspace(200) %s) { | ||
| ; CHECK-LABEL: @test_memcpy8_nocap_align_unknown( | ||
| ; CHECK-NEXT: [[TMP1:%.*]] = load i64, ptr addrspace(200) [[S:%.*]], align 1 | ||
| ; CHECK-NEXT: store i64 [[TMP1]], ptr addrspace(200) [[D:%.*]], align 1 | ||
| ; CHECK-NEXT: ret ptr addrspace(200) [[D]] | ||
| ; | ||
| call void @llvm.memcpy.p200.p200.i32(ptr addrspace(200) %d, ptr addrspace(200) %s, i32 8, i1 false) no_preserve_cheri_tags | ||
| ret ptr addrspace(200) %d | ||
| } | ||
|
|
||
| ;; memcpy has align 4 and does not copy capabilities, so can be transformed to regular load/store | ||
|
|
||
| define ptr addrspace(200) @test_memcpy8_nocap_align_4(ptr addrspace(200) %d, ptr addrspace(200) %s) { | ||
| ; CHECK-LABEL: @test_memcpy8_nocap_align_4( | ||
| ; CHECK-NEXT: [[TMP1:%.*]] = load i64, ptr addrspace(200) [[S:%.*]], align 4 | ||
| ; CHECK-NEXT: store i64 [[TMP1]], ptr addrspace(200) [[D:%.*]], align 4 | ||
| ; CHECK-NEXT: ret ptr addrspace(200) [[D]] | ||
| ; | ||
| call void @llvm.memcpy.p200.p200.i32(ptr addrspace(200) align 4 %d, ptr addrspace(200) align 4 %s, i32 8, i1 false) no_preserve_cheri_tags | ||
| ret ptr addrspace(200) %d | ||
| } | ||
|
|
||
| declare void @llvm.memcpy.p200.p200.i32(ptr addrspace(200), ptr addrspace(200), i32, i1 immarg) |