Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add data slicer module #83

Merged
merged 4 commits into from
Oct 15, 2024
Merged

Add data slicer module #83

merged 4 commits into from
Oct 15, 2024

Conversation

rgantonio
Copy link
Contributor

This PR adds the data slicing module that is used for getting bit-wise, 4-bit wise, or 8-bit wise for every 64-bit fetch.

Major TODO:

  • Add RTL for data slicer
  • Make test for data slicer

@rgantonio rgantonio added the enhancement New feature or request label Oct 15, 2024
@rgantonio rgantonio self-assigned this Oct 15, 2024
@rgantonio rgantonio merged commit e155e89 into main Oct 15, 2024
5 checks passed
@rgantonio rgantonio deleted the ry/add-data-slicer branch October 15, 2024 19:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@rgantonio rgantonio

Labels
enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@rgantonio