Skip to content

Commit

Permalink
fix(vecException): fix float exception generate when sew <= 16 (#3535)
Browse files Browse the repository at this point in the history
  • Loading branch information
Ziyue-Zhang authored Sep 12, 2024
1 parent e592da4 commit 3e3345d
Showing 1 changed file with 1 addition and 1 deletion.
Original file line number Diff line number Diff line change
Expand Up @@ -185,7 +185,7 @@ class VecExceptionGen(implicit p: Parameters) extends XSModule{
private val ZvfhminInst = Seq(VFWCVT_F_F_V, VFNCVT_F_F_W).map(_ === inst.ALL).reduce(_ || _)
// funct3 of OPFVV is 001, funct3 of OPFVF is 101
private val isFp = (inst.FUNCT3 === BitPat("b?01")) && (inst.OPCODE7Bit === OPCODE7Bit.VECTOR_ARITH)
private val fpEewIllegal = isFp && (((!doubleFpInst || !ZvfhminInst) && (SEW === 1.U)) || SEW === 0.U)
private val fpEewIllegal = isFp && (((!doubleFpInst && !ZvfhminInst) && (SEW === 1.U)) || SEW === 0.U)

private val intExtEewIllegal = intExt2 && SEW === 0.U ||
intExt4 && SEW <= 1.U ||
Expand Down

0 comments on commit 3e3345d

Please sign in to comment.