Skip to content
View XavierJEsteve's full-sized avatar
  • Miami, FL
  • 22:24 (UTC -05:00)

Highlights

  • Pro

Block or report XavierJEsteve

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
XavierJEsteve/README.md

Hi there 👋

Pinned Loading

  1. ARMsimulator ARMsimulator Public

    Simulates ARM assembly instructions, Accepts a binary file of 32 bit instructions seperated by "\n", followed by 32 bit signed data values.

    C++

  2. GatorDisco GatorDisco Public

    Senior capstone project.

    C 1 1

  3. RISCV32I-CPU-Core RISCV32I-CPU-Core Public

    Forked from stevehoover/LF-Building-a-RISC-V-CPU-Core

    My progress towards building a RISC-V CPU core emulating RISCV32I ISA.

  4. RustRoom RustRoom Public

    LAN chat server built with asynchronous rust and the rather helpful Tokio crate.

    Rust

  5. vectorDB_learning vectorDB_learning Public

    A small repo for my understanding of vector DBs and implementing them. Using Weaviate.

    Python 1

  6. LFD117x-RISCV-Assembly-Foundations LFD117x-RISCV-Assembly-Foundations Public

    Code I've written based on instruction from LFC117x "Foundations of RISC-V Assembly Programming" on edX/