Skip to content
This repository has been archived by the owner on Oct 23, 2023. It is now read-only.

Support co-simulating AXI MM slave memory #62

Draft
wants to merge 4 commits into
base: dev
Choose a base branch
from
Draft

Support co-simulating AXI MM slave memory #62

wants to merge 4 commits into from

Commits on Mar 30, 2022

  1. [Test] add hls-generated verilog data to serve as AXI MM testcase

    @maltanar
    maltanar committed Mar 30, 2022
    Configuration menu
    Copy the full SHA
    1a52d74 View commit details
    Browse the repository at this point in the history

  2. [Test] start working on test_pyverilator_aximm

    @maltanar
    maltanar committed Mar 30, 2022
    Configuration menu
    Copy the full SHA
    b451ce2 View commit details
    Browse the repository at this point in the history

Commits on Mar 31, 2022

  1. [Util, Test] add infra+test for creating AXI mem slaves as hooks

    @maltanar
    maltanar committed Mar 31, 2022
    Configuration menu
    Copy the full SHA
    27b3d20 View commit details
    Browse the repository at this point in the history

Commits on Apr 20, 2022

  1. Merge branch 'dev' into feature/aximm_sim

    @maltanar
    maltanar committed Apr 20, 2022
    Configuration menu
    Copy the full SHA
    585bcca View commit details
    Browse the repository at this point in the history