Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Revamped aws platform with generic nr of DIMMs #54

Open
wants to merge 56 commits into
base: master
Choose a base branch
from
Open

Revamped aws platform with generic nr of DIMMs #54

wants to merge 56 commits into from

Conversation

joosthooz
Copy link

Needs more rigorous testing. Seems to work with tidre.py (branch noDDRversions).

Some other issues (also wrote them in the README):

  • By default we only instantiate 1 DDR controller. This can be changed easily by removing the `defines in the toplevel, but it would be nicer to make this more parameterized.
  • cosim assumes only DIMM C will be used. To use other DIMMs, they need to be initialized and this takes a while. See init_DDR().
  • cosim assumes the runtime has been built into the build directory. We should check and give an early error or automate this.

Joost Hoozemans and others added 30 commits December 28, 2020 12:03
Updated runtime to new API for AWS 1.4.17.
6def797 
Copying data between host and card now uses burst library functions from Amazon.
These automatically issue multiple DMA transactions.
The code for splitting the transactions, and the use of multiple DMA queues, has been removed.
Reverted back to using BAR1 (ocl AXI-Lite interface)
d9551b8
Fixed wrong error message
6412ddc
Added simulation version of the runtime using the C - SystemVerilog i…
71fb9e0 
…nterface.

This is work-in-progess.
See https://github.com/aws/aws-fpga/blob/master/hdk/docs/RTL_Simulating_CL_Designs.md
Changed platform name to match the library filename
1d8581c
Added aws-fpga as submodule
4602ffc
Moved runtimes into a subdir
9520fbd
Removed most examples (stale)
d98212b
Updated skeleton and project generation script
29233dd
Fixed typo in path
2f2a7ce
Fixed defining top-level module name
5b18710
Removed unneeded define
543cae2
Expanded sourceme to include sourcing aws-fpga setup scripts
56c5518
Removed questasim scripts (not supported)
cf86954
Fixed defining top-level module name part 2
559bee0
Changed aws-fpga submodule to a fork, for now.
b489ad7 
We need the additional peek/poke functions for our cosimulation.
Added the possibility to reference other source directories (e.g. fle…
9ff16eb 
…tcher/hardware dir)
Updated Sum example
dac5142
Now referencing sourceme.sh in README
419c207
Merge branch 'aws-1.4.17' of github.com:joosthooz/fletcher-aws into a…
7ef83fd 
…ws-1.4.17
submodule aws-fpga now using the branch where the needed changes live
407180d
Fixed copy commands copied into encrypt.tcl
ce8bcdb
@jvanstraten
Use https for submodules
3f31f3c
Using original aws-fpga instead of fork (PR was merged)
65644e9
@jvanstraten
Make vhdeps work in project gen script (and not fail silently) when i…
c59fd1f 
…ts executable is not in PATH
Updated runtime CMakeLists to reflect their new location
5f931b0
@jvanstraten
Add env var to specify sim runtime build dir for linking
459eba5
@jvanstraten
TEMPORARILY use old ABI with extreme prejudice
65af18c
Clean up and revert 459eba5; just install the lib
13ccdc6
@jvanstraten
Make runtime header files public
d4a21bb
jvanstraten and others added 26 commits January 12, 2021 21:17
@jvanstraten
Cosimulation now works (if in an ugly way)
d26ffac
@jvanstraten
Make cosim integration nicer #1
82c8e63
@jvanstraten
Make cosim integration nicer abs-tudelft#2
7462a3c
@jvanstraten
Fix 4DDR skeleton cosimulation & runtime
a7a9802
Merge branch 'aws-1.4.17' of github.com:joosthooz/fletcher-aws into a…
82b413c 
…ws-1.4.17
Assigning PCI device and vendor IDs
a9bc8b8
Fixed shared object dependency in runtime build config
acd9008
@jvanstraten
Fix aws-fpga submodule
b79f75c
@jvanstraten
Fix write response channel blocking bus
120d283
@jvanstraten
Update to Fletcher 0.0.18
4dc1330
Removed test circuitry from 4DDR, nr of DDRs now generic
a2cfc4c
Fixed multi-driven nets
76f932a
Initializing DDR is no longer needed (test circuits have been removed)
3fed65c
@jvanstraten
Merge pull request #1 from jvanstraten/fletcher-0.0.18
1d48493 
Update to Fletcher 0.0.18
Connected DDR stat interfaces to the shell again
ffd0428
Using DRAM DIMM C and D because B and C are on the same SLR
5624b6c
Removed some nonsense
4e4c150
Renamed files to prepare removing 1DDR vs 4DDR versions
f476ef5
Removed 1DDR version.
5e3edce 
The 4DDR version now by default operates with 1 DDR controller, but the others can be enabled by removing the defines in cl_fletcher_aws.sv
Runtime now using DIMM C by default
1103154
Fixes for new skeleton location
19da93c
Added early check for cosim cmdline args
656c54d
Wrote some open issues in the README
fde3072
Updated examples to latest skeleton
96305dc
@jvanstraten
Clean up runtime file structure
d2ae6c8
@jvanstraten
Merge branch 'aws-1.4.17' into generic_nDDR
148cab3 
Conflicts:
	runtime/runtime/src/fletcher_aws.c
	runtime/runtime_sim/include/fletcher_aws_sim.h
	runtime/runtime_sim/src/fletcher_aws_sim.c
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@joosthooz @jvanstraten