Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Enable headless mode on RISC-V #4935

Merged
merged 1 commit into from
Dec 28, 2023
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions openjdk/openjdk.mk
Original file line number Diff line number Diff line change
Expand Up @@ -16,6 +16,7 @@ NPROCS:=1
MEMORY_SIZE:=1024

OS:=$(shell uname -s)
ARCH:=$(shell uname -m)

ifeq ($(OS),Linux)
NPROCS:=$(shell grep -c ^processor /proc/cpuinfo)
Expand Down Expand Up @@ -97,6 +98,11 @@ ifeq ($(libcVendor),musl)
JTREG_KEY_OPTIONS := -k:'!headful'
VMOPTION_HEADLESS := -Djava.awt.headless=true
endif
# RISC-V is built in headless mode for now. See https://github.com/adoptium/ci-jenkins-pipelines/pull/867
ifeq ($(ARCH),riscv64)
JTREG_KEY_OPTIONS := -k:'!headful'
VMOPTION_HEADLESS := -Djava.awt.headless=true
endif
JTREG_BASIC_OPTIONS += $(JTREG_KEY_OPTIONS)

# set JTREG_BASIC_OPTIONS value into a new parameter before adding EXTRA_JTREG_OPTIONS
Expand Down