Skip to content
CI

Remove unused clock configuration #4656

Sign in to view logs

Remove unused clock configuration

Remove unused clock configuration #4656

Triggered via push July 2, 2024 13:34
@hiddemollhiddemoll
pushed 6aeb6ce
transceiver-clock-fincfdectest
Status Failure
Total duration 14m 50s
Artifacts 3

ci.yml

on: push
Build dependencies
2m 41s
Build dependencies
Basic linting
16s
Basic linting
cc-sim-topologies simulation matrix generation
26s
cc-sim-topologies simulation matrix generation
bittide-instances hardware-in-the-loop test matrix generation
30s
bittide-instances hardware-in-the-loop test matrix generation
bittide-instances synthesis matrix generation
29s
bittide-instances synthesis matrix generation
License year check
25s
License year check
license-check
9s
license-check
Rust Lints
48s
Rust Lints
Firmware Support Unit Tests
2m 23s
Firmware Support Unit Tests
Host Tools Unit Tests
38s
Host Tools Unit Tests
Firmware Limit Checks
44s
Firmware Limit Checks
bittide-experiments unittests
49s
bittide-experiments unittests
Bittide tests
5m 42s
Bittide tests
bittide-instances doctests
50s
bittide-instances doctests
bittide-instances unittests
1m 9s
bittide-instances unittests
Matrix: Simulate network
Matrix: synth
Matrix: HITL
Generate clock control simulation report
42s
Generate clock control simulation report
All jobs finished
3s
All jobs finished
Fit to window
Zoom out
Zoom in

Annotations

2 errors
Generate clock control simulation report
Process completed with exit code 1.
All jobs finished
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
_build-fincFdecTests Expired
19.6 MB
_build-fincFdecTests-debug Expired
8.49 MB
gen-plots-hs-complete Expired
52.7 KB