Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

📝 Bestagon bibliography #56

Merged
merged 2 commits into from
Sep 26, 2022
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -99,7 +99,7 @@ Many thanks to Umberto Garlando, Fabrizio Riente, and Giuliana Beretta for their

Gate libraries:

- [Bestagon](https://fiction.readthedocs.io/en/latest/technology/gate_libraries.html#sidb-bestagon-library)
- [Bestagon](https://dl.acm.org/doi/10.1145/3489517.3530525)

File formats:

Expand Down
1 change: 1 addition & 0 deletions docs/cli.rst
Original file line number Diff line number Diff line change
Expand Up @@ -245,6 +245,7 @@ library to use. The following ones are currently supported:

- ``-l QCAONE`` represents `QCA-ONE <https://ieeexplore.ieee.org/document/7538997/>`_ which is the default setting
- ``-l ToPoliNano`` refers to `ToPoliNano <https://topolinano.polito.it/>`_'s gate library for iNML circuits. Note that only ``exact`` can be used in the moment to create layouts mappable to iNML. Suggested parameters are ``exact -xnbds columnar --topolinano``.
- ``-l Bestagon`` chooses the `Bestagon <https://dl.acm.org/doi/10.1145/3489517.3530525>`_ gate library for SiDB circuits. Note that only ``exact`` can be used in the moment to create layouts that are properly mappable. Suggested parameters are ``exact -xdbs row --hex even_row``.

Cell-based layouts are also saved in stores which can be accessed by typing ``store -c``. Due to significantly larger size of
cell layouts compared to gate layouts, the ``print -c`` command to write layouts to the terminal should be used
Expand Down
12 changes: 12 additions & 0 deletions docs/publications.rst
Original file line number Diff line number Diff line change
Expand Up @@ -67,3 +67,15 @@ Furthermore, if you use any of the physical design algorithms :ref:`exact <exact
booktitle={Design Automation Conference},
year={2020}
}

The same holds for the :ref:`Bestagon <bestagon>` gate library:

.. code-block:: tex

@inproceedings{walter2022hexagons,
title={{Hexagons are the Bestagons: Design Automation for Silicon Dangling Bond Logic}},
author={Walter, Marcel and Ng, Samuel Sze Hang and Walus, Konrad and Wille, Robert},
booktitle={Design Automation Conference},
pages = {739--744},
year={2022}
}
2 changes: 2 additions & 0 deletions docs/technology/gate_libraries.rst
Original file line number Diff line number Diff line change
Expand Up @@ -49,6 +49,8 @@ iNML ToPoliNano Library
:members:


.. _bestagon:

SiDB Bestagon Library
---------------------

Expand Down