Skip to content

Issues: chipsalliance/f4pga-xc-fasm2bels

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

10 Open 12 Closed
10 Open 12 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

RAM32X1S element on A6 LUT not processed correctly
#93 opened Nov 17, 2023 by kraemv
prevent using LUT6_2?
#89 opened Mar 20, 2023 by zliu1Charlotte
1
Assertion error with F4PGA-produced .fasm bug Something isn't working
#82 opened Jun 9, 2022 by wkkuna
1
about add dsp to fasm2bels
#79 opened May 13, 2022 by KKtiandao
7
Assertion error on Symbiflow-produced .fasm file bug Something isn't working
#76 opened Oct 16, 2021 by gergoerdi
3
Inconsistent CLI flags
#75 opened Oct 16, 2021 by gergoerdi
Add CI which runs the development environment
#73 opened Oct 5, 2021 by mithro
5
Add license header to Verilog files
#64 opened Jun 2, 2021 by jgoeders
2
Auto regeneration of FASM test files
#42 opened Dec 15, 2020 by acomodi
1
Add support for MMCM
#34 opened Oct 27, 2020 by mkurc-ant
ProTip! Type g i on any issue or pull request to go back to the issue listing page.