Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Adding opl3_fpga to cores #5804

Open
hzeller opened this issue Jun 9, 2024 · 0 comments
Open

Adding opl3_fpga to cores #5804

hzeller opened this issue Jun 9, 2024 · 0 comments

Comments

@hzeller
Copy link
Collaborator

hzeller commented Jun 9, 2024

https://github.com/gtaylormb/opl3_fpga is an interesting project that emulates an 80ies era synthesizer chip.

Iit is written in SystemVerilog and provides some challenges for some of these tools. So might be a useful project to put in the comparison suite.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant