Skip to content

davidwlewis/Oz

Repository files navigation

Oz

This project is an attempt to implement a Hardware Description Language in Idris.

At the moment it simply does representation and simulation, but the intent is that the Circuit structures defined in Signal.idr be fairly directly mapped to VHDL as output.

Basics.idr contains a few ways to express circuit primitives.

About

Hardware Description Language embedded in Idris

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages