Skip to content
This repository has been archived by the owner on Feb 6, 2024. It is now read-only.

allow interrupt level preemption #47

Merged
merged 2 commits into from
Jul 20, 2022
Merged

allow interrupt level preemption #47

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
c980ea2
set PS.INTLEVEL to the level of the current interrupt, instead of har…
MabezDev Jul 20, 2022
439aeda
v0.13.0
MabezDev Jul 20, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion Cargo.toml
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
[package]
name = "xtensa-lx-rt"
version = "0.12.0"
version = "0.13.0"
description = "Low level access for Xtensa LX processors"
categories = ["embedded", "hardware-support", "no-std"]
keywords = ["xtensa", "lx", "register", "peripheral"]
Expand Down
6 changes: 5 additions & 1 deletion src/exception/assembly_esp32.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -493,6 +493,10 @@ unsafe extern "C" fn __default_naked_exception() {
j .RestoreContext
.Level1Interrupt:
movi a0, (1 | PS_WOE) // set PS.INTLEVEL accordingly
wsr a0, PS
rsync
movi a6, 1 // put interrupt level in a6 = a2 in callee
mov a7, sp // put address of save frame in a7=a3 in callee
call4 __level_1_interrupt // call handler <= actual call!
Expand Down Expand Up @@ -569,7 +573,7 @@ global_asm!(
.macro HANDLE_INTERRUPT_LEVEL level
SAVE_CONTEXT \level
movi a0, (PS_INTLEVEL_EXCM | PS_WOE)
movi a0, (\level | PS_WOE)
wsr a0, PS
rsync
Expand Down