Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

VFPU sin/cos #16984

Merged
merged 17 commits into from
Mar 28, 2023
Merged

VFPU sin/cos #16984

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
17 commits
Select commit Hold shift + click to select a range
a5de1e9
Implement sin/cos as per #16946
fp64 Feb 18, 2023
6b89aad
Fix the sign of cos(2*n+1)
fp64 Feb 19, 2023
70e32fa
Fix tabs vs spaces, tweak comments, error on BE
fp64 Mar 10, 2023
1c41078
Fix CMakeLists.txt
fp64 Mar 10, 2023
03b0d2e
Add VFS registration during unittest
fp64 Mar 10, 2023
ba9234d
Merge branch 'hrydgard:master' into vfpu-sincos
fp64 Mar 10, 2023
02500a0
Add more vfpu_*, move tables to assets
fp64 Mar 10, 2023
098e07f
Implement load-on-demand of vfpu tables
fp64 Mar 12, 2023
3661bb2
Implement sin/cos as per #16946
fp64 Feb 18, 2023
ee98603
Fix the sign of cos(2*n+1)
fp64 Feb 19, 2023
67bb17e
Add more vfpu_*, move tables to assets
fp64 Mar 10, 2023
d3be0ee
Fix tabs vs spaces, tweak comments, error on BE
fp64 Mar 10, 2023
0619572
Fix CMakeLists.txt
fp64 Mar 10, 2023
c49c45a
Add VFS registration during unittest
fp64 Mar 10, 2023
38fc21a
Implement load-on-demand of vfpu tables
fp64 Mar 12, 2023
d9e5c45
Merge branch 'vfpu-sincos' of https://github.com/fp64/ppsspp into vfp…
fp64 Mar 12, 2023
3a6e48a
Merge branch 'master' into vfpu-sincos
fp64 Mar 13, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 7 additions & 0 deletions CMakeLists.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -368,6 +368,10 @@ if(NOT MSVC)
if(X86 OR X86_64)
# enable sse2 code generation
add_definitions(-msse2)
if(NOT X86_64 AND NOT CLANG)
add_definitions(-mfpmath=sse)
# add_definitions(-mstackrealign)
endif()
endif()

if(IOS)
Expand Down Expand Up @@ -2355,6 +2359,7 @@ set(NativeAssets
assets/lang
assets/shaders
assets/themes
assets/vfpu
assets/Roboto-Condensed.ttf
assets/7z.png
assets/compat.ini
Expand Down Expand Up @@ -2465,6 +2470,7 @@ if(TargetBin)
file(GLOB_RECURSE SHADER_FILES assets/shaders/*)
file(GLOB_RECURSE THEME_FILE assets/themes/*)
file(GLOB_RECURSE DEBUGGER_FILES assets/debugger/*)
file(GLOB_RECURSE VFPU_FILES assets/vfpu/*)

if(NOT IOS)
set_source_files_properties(${BigFontAssets} PROPERTIES MACOSX_PACKAGE_LOCATION "Resources/assets")
Expand All @@ -2474,6 +2480,7 @@ if(TargetBin)
set_source_files_properties(${SHADER_FILES} PROPERTIES MACOSX_PACKAGE_LOCATION "Resources/assets/shaders")
set_source_files_properties(${THEME_FILE} PROPERTIES MACOSX_PACKAGE_LOCATION "Resources/assets/themes")
set_source_files_properties(${DEBUGGER_FILES} PROPERTIES MACOSX_PACKAGE_LOCATION "Resources/assets/debugger")
set_source_files_properties(${VFPU_FILES} PROPERTIES MACOSX_PACKAGE_LOCATION "Resources/assets/vfpu")
endif()

if(IOS)
Expand Down
12 changes: 6 additions & 6 deletions Core/MIPS/MIPSIntVFPU.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -629,18 +629,18 @@ namespace MIPSInt
// vsat0 changes -0.0 to +0.0, both retain NAN.
case 4: if (s[i] <= 0) d[i] = 0; else {if(s[i] > 1.0f) d[i] = 1.0f; else d[i] = s[i];} break; // vsat0
case 5: if (s[i] < -1.0f) d[i] = -1.0f; else {if(s[i] > 1.0f) d[i] = 1.0f; else d[i] = s[i];} break; // vsat1
case 16: d[i] = 1.0f / s[i]; break; //vrcp
case 16: { d[i] = vfpu_rcp(s[i]); } break; //vrcp
case 17: d[i] = USE_VFPU_SQRT ? vfpu_rsqrt(s[i]) : 1.0f / sqrtf(s[i]); break; //vrsq

case 18: { d[i] = vfpu_sin(s[i]); } break; //vsin
case 19: { d[i] = vfpu_cos(s[i]); } break; //vcos
case 20: d[i] = powf(2.0f, s[i]); break; //vexp2
case 21: d[i] = logf(s[i])/log(2.0f); break; //vlog2
case 20: { d[i] = vfpu_exp2(s[i]); } break; //vexp2
case 21: { d[i] = vfpu_log2(s[i]); } break; //vlog2
case 22: d[i] = USE_VFPU_SQRT ? vfpu_sqrt(s[i]) : fabsf(sqrtf(s[i])); break; //vsqrt
case 23: d[i] = (float)(asinf(s[i]) / M_PI_2); break; //vasin
case 24: d[i] = -1.0f / s[i]; break; // vnrcp
case 23: { d[i] = vfpu_asin(s[i]); } break; //vasin
case 24: { d[i] = -vfpu_rcp(s[i]); } break; // vnrcp
case 26: { d[i] = -vfpu_sin(s[i]); } break; // vnsin
case 28: d[i] = 1.0f / powf(2.0, s[i]); break; // vrexp2
case 28: { d[i] = vfpu_rexp2(s[i]); } break; // vrexp2
default:
_dbg_assert_msg_( false, "Invalid VV2Op op type %d", optype);
break;
Expand Down
Loading