Skip to content
View lewislzh's full-sized avatar

Block or report lewislzh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. OpenXiangShan/XiangShan OpenXiangShan/XiangShan Public

    Open-source high-performance RISC-V processor

    Scala 4.8k 663

  2. OpenXiangShan/NEMU OpenXiangShan/NEMU Public

    C 236 92

  3. OpenXiangShan/difftest OpenXiangShan/difftest Public

    Modern co-simulation framework for RISC-V CPUs

    C++ 117 66

  4. OpenXiangShan/YunSuan OpenXiangShan/YunSuan Public

    This repo includes XiangShan's function units

    Scala 15 11

  5. UCAS_CAlab UCAS_CAlab Public

    Forked from Ma-YX/UCAS_CAlab

    Verilog

  6. UCAS-OS UCAS-OS Public

    UCAS 操作系统2021秋