targets/pcie: switch to PCIe X4 on all boards that support it.

litex-hub · May 7, 2020 · 27c242b · 27c242b
1 parent f993953
commit 27c242b
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/litex_boards/targets/aller.py b/litex_boards/targets/aller.py
@@ -116,7 +116,7 @@ def __init__(self, platform, **kwargs):
 
         # PCIe -------------------------------------------------------------------------------------
         # PHY
-        self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1"),
+        self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x4"),
             data_width = 64,
             bar0_size  = 0x20000)
         self.pcie_phy.add_timing_constraints(platform)

diff --git a/litex_boards/targets/nereid.py b/litex_boards/targets/nereid.py
@@ -114,7 +114,7 @@ def __init__(self, platform, **kwargs):
 
         # PCIe -------------------------------------------------------------------------------------
         # PHY
-        self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1"),
+        self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x4"),
             data_width = 64,
             bar0_size  = 0x20000)
         self.pcie_phy.add_timing_constraints(platform)