Skip to content

Commit

Permalink
targets: manual define of the SDRAM PHY is no longer needed.
Browse files Browse the repository at this point in the history
  • Loading branch information
enjoy-digital committed Apr 16, 2020
1 parent cb95962 commit 4185a01
Show file tree
Hide file tree
Showing 8 changed files with 0 additions and 8 deletions.
1 change: 0 additions & 1 deletion litex_boards/targets/camlink_4k.py
Original file line number Diff line number Diff line change
Expand Up @@ -85,7 +85,6 @@ def __init__(self, toolchain="trellis", **kwargs):
platform.request("ddram"),
sys_clk_freq=sys_clk_freq)
self.add_csr("ddrphy")
self.add_constant("ECP5DDRPHY")
self.comb += self.crg.stop.eq(self.ddrphy.init.stop)
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/kcu105.py
Original file line number Diff line number Diff line change
Expand Up @@ -67,7 +67,6 @@ def __init__(self, sys_clk_freq=int(125e6), with_ethernet=False, **kwargs):
iodelay_clk_freq = 200e6,
cmd_latency = 0)
self.add_csr("ddrphy")
self.add_constant("USDDRPHY")
self.add_constant("USDDRPHY_DEBUG")
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/mercury_xu5.py
Original file line number Diff line number Diff line change
Expand Up @@ -66,7 +66,6 @@ def __init__(self, sys_clk_freq=int(125e6), **kwargs):
iodelay_clk_freq = 500e6,
cmd_latency = 0)
self.add_csr("ddrphy")
self.add_constant("USDDRPHY")
self.add_constant("USDDRPHY_DEBUG")
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/orangecrab.py
Original file line number Diff line number Diff line change
Expand Up @@ -116,7 +116,6 @@ def __init__(self, sys_clk_freq=int(48e6), toolchain="trellis", **kwargs):
platform.request("ddram"),
sys_clk_freq=sys_clk_freq)
self.add_csr("ddrphy")
self.add_constant("ECP5DDRPHY")
self.comb += self.crg.stop.eq(self.ddrphy.init.stop)
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/trellisboard.py
Original file line number Diff line number Diff line change
Expand Up @@ -94,7 +94,6 @@ def __init__(self, sys_clk_freq=int(75e6), toolchain="trellis", with_ethernet=Fa
platform.request("ddram"),
sys_clk_freq=sys_clk_freq)
self.add_csr("ddrphy")
self.add_constant("ECP5DDRPHY")
self.add_sdram("sdram",
phy = self.ddrphy,
module = MT41J256M16(sys_clk_freq, "1:2"),
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/vcu118.py
Original file line number Diff line number Diff line change
Expand Up @@ -66,7 +66,6 @@ def __init__(self, sys_clk_freq=int(125e6), **kwargs):
iodelay_clk_freq = 500e6,
cmd_latency = 0)
self.add_csr("ddrphy")
self.add_constant("USDDRPHY")
self.add_constant("USDDRPHY_DEBUG")
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/versa_ecp5.py
Original file line number Diff line number Diff line change
Expand Up @@ -87,7 +87,6 @@ def __init__(self, sys_clk_freq=int(75e6), with_ethernet=False, toolchain="trell
platform.request("ddram"),
sys_clk_freq=sys_clk_freq)
self.add_csr("ddrphy")
self.add_constant("ECP5DDRPHY")
self.comb += self.crg.stop.eq(self.ddrphy.init.stop)
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down
1 change: 0 additions & 1 deletion litex_boards/targets/zcu104.py
Original file line number Diff line number Diff line change
Expand Up @@ -65,7 +65,6 @@ def __init__(self, sys_clk_freq=int(125e6), **kwargs):
iodelay_clk_freq = 500e6,
cmd_latency = 1)
self.add_csr("ddrphy")
self.add_constant("USDDRPHY")
self.add_constant("USDDRPHY_DEBUG")
self.add_sdram("sdram",
phy = self.ddrphy,
Expand Down

0 comments on commit 4185a01

Please sign in to comment.