Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[RISCV] Support inline assembly 'f' constraint for Zfinx. #112986

Merged
merged 1 commit into from
Oct 19, 2024
Merged

[RISCV] Support inline assembly 'f' constraint for Zfinx. #112986

merged 1 commit into from
Oct 19, 2024
+211 −12

Commits on Oct 18, 2024

  1. [RISCV] Support inline assembly 'f' constraint for Zfinx. 

    This would allow some inline assembly code work with either F or Zfinx.
This appears to match gcc behavior.

This will need to be adjust to exclude X0 after llvm#112563.
    @topperc
    topperc committed Oct 18, 2024
    Configuration menu
    Copy the full SHA
    72cc15d View commit details
    Browse the repository at this point in the history