Skip to content

Commit

Permalink
license
Browse files Browse the repository at this point in the history
  • Loading branch information
suppamax committed Mar 24, 2024
1 parent 929f8bd commit 338d4c1
Show file tree
Hide file tree
Showing 3 changed files with 8 additions and 1 deletion.
3 changes: 3 additions & 0 deletions vendor/planv/ace/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -8,3 +8,6 @@ This repository provides modules to implement cache coherence SoC's.
|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------|
| [`ace_ccu_top`](src/ace_ccu_top.sv) | ACE interconnector, broadcasts snooping messages to the cache controllers and AXI transactions to the slave | [Doc](doc/ace_ccu_top.md) |

## License

The ACE repository is released under Solderpad v0.51 (SHL-0.51) see [LICENSE](LICENSE)
4 changes: 4 additions & 0 deletions vendor/planv/ace/src/ccu_fsm.sv
Original file line number Diff line number Diff line change
@@ -1,3 +1,7 @@
// Copyright 2022 ETH Zurich and University of Bologna.
// Solderpad Hardware License, Version 0.51, see LICENSE for details.
// SPDX-License-Identifier: SHL-0.51

`include "ace/assign.svh"
`include "ace/typedef.svh"

Expand Down
2 changes: 1 addition & 1 deletion vendor/planv_ace.lock.hjson
Original file line number Diff line number Diff line change
Expand Up @@ -9,6 +9,6 @@
upstream:
{
url: https://github.com/planvtech/ace.git
rev: d80ae1727aae2ebf280a99c273ddde0fcac3df62
rev: f919f5cabf41961321bf37327ab4eb726dfdbd0c
}
}

0 comments on commit 338d4c1

Please sign in to comment.