Skip to content

ronagyl/testbenches

 
 

Repository files navigation

General description

This repository contains testbenches and verification components for system level projects or components connected at block level from the hdl repository.

This repository is not a stand alone one. It must be cloned or linked as a submodule inside the hdl repository you want to test.

The folder structure of the hdl will look as follows:

hdl

  • projects
  • library
  • testbenches

Setup

The testbenches are built around Xilinx verification IPs so it requires Vivado to be set up according to the hdl repository requirenments. Running the testbenches relies on the build mechanism from the hdl repository, make sure you have a proper setup for Xilinx flow described here

Running a testbench:

Change the workig directory to the testbench you want to run:

cd testbenches/fmcomms2

The scripts first will build all components used from the hdl library, build the block design environment based on a configuration file that describes parameters of under test block, then will actually run the test. These steps are separated in ordrer to be able to run multiple tests on the same configuration without rebuilding the block desing every time.

Run all tests in batch mode:

make

Run all tests in GUI mode:

make MODE=gui

Run specific test on a specific configuration in gui mode:

make CFG=<name of cfg> TST=<name of test> MODE=gui

Run all test from a configuration:

make <name of cfg>

Where:

  • <name of cfg> is a file from the cfgs directory without the tcl extension of format cfg*
  • <name of test> is a file from the tests directory without the tcl extension

About

Testbenches for HDL projects

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 78.9%
  • Tcl 16.7%
  • Makefile 4.4%