Skip to content

Commit

Permalink
Merge pull request #276 from romancardenas/master
Browse files Browse the repository at this point in the history
Revert riscv elements and unstable-riscv feature
  • Loading branch information
burrbull authored Oct 21, 2024
2 parents b6c183e + f7f47bf commit 909a68b
Show file tree
Hide file tree
Showing 21 changed files with 8 additions and 1,060 deletions.
2 changes: 2 additions & 0 deletions svd-encoder/CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).

## Unreleased

- Revert the `riscv` element, as well as the `unstable-riscv` feature.

## [v0.14.5] - 2023-08-20

- Adapt the `riscv` element to handle `riscv::Exception`.
Expand Down
3 changes: 0 additions & 3 deletions svd-encoder/Cargo.toml
Original file line number Diff line number Diff line change
Expand Up @@ -11,9 +11,6 @@ rust-version = "1.65.0"
version = "0.14.5"
readme = "README.md"

[features]
unstable-riscv = ["svd-rs/unstable-riscv"]

[dependencies]
convert_case = "0.6.0"
svd-rs = { version = "0.14.9", path = "../svd-rs" }
Expand Down
6 changes: 0 additions & 6 deletions svd-encoder/src/device.rs
Original file line number Diff line number Diff line change
Expand Up @@ -34,12 +34,6 @@ impl Encode for Device {
elem.children.push(new_node("licenseText", v.clone()));
}

#[cfg(feature = "unstable-riscv")]
if let Some(v) = &self.riscv {
elem.children
.push(XMLNode::Element(v.encode_with_config(config)?));
}

if let Some(v) = &self.cpu {
elem.children
.push(XMLNode::Element(v.encode_with_config(config)?));
Expand Down
2 changes: 0 additions & 2 deletions svd-encoder/src/lib.rs
Original file line number Diff line number Diff line change
Expand Up @@ -103,7 +103,5 @@ mod readaction;
mod register;
mod registercluster;
mod registerproperties;
#[cfg(feature = "unstable-riscv")]
mod riscv;
mod usage;
mod writeconstraint;
95 changes: 0 additions & 95 deletions svd-encoder/src/riscv.rs

This file was deleted.

4 changes: 4 additions & 0 deletions svd-parser/CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -5,6 +5,10 @@ All notable changes to this project will be documented in this file.
The format is based on [Keep a Changelog](http://keepachangelog.com/)
and this project adheres to [Semantic Versioning](http://semver.org/).

## Unreleased

- Revert the `riscv` element, as well as the `unstable-riscv` feature.

## [v0.14.7] - 2024-10-03

- Bump svd-rs to 0.14.9
Expand Down
1 change: 0 additions & 1 deletion svd-parser/Cargo.toml
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,6 @@ readme = "README.md"
[features]
derive-from = ["svd-rs/derive-from"]
expand = ["derive-from"]
unstable-riscv = ["svd-rs/unstable-riscv"]

[dependencies]
svd-rs = { version = "0.14.9", path = "../svd-rs" }
Expand Down
6 changes: 0 additions & 6 deletions svd-parser/src/device.rs
Original file line number Diff line number Diff line change
@@ -1,6 +1,4 @@
use super::*;
#[cfg(feature = "unstable-riscv")]
use crate::svd::riscv::Riscv;
use crate::svd::{cpu::Cpu, peripheral::Peripheral, registerproperties::RegisterProperties};

/// Parses a SVD file
Expand Down Expand Up @@ -33,10 +31,6 @@ impl Parse for Device {
.collect();
ps?
});
#[cfg(feature = "unstable-riscv")]
if let Some(riscv) = optional::<Riscv>("riscv", tree, config)? {
device = device.riscv(riscv);
}
if let Some(version) = tree.get_child_text_opt("version")? {
device = device.version(version)
}
Expand Down
2 changes: 0 additions & 2 deletions svd-parser/src/lib.rs
Original file line number Diff line number Diff line change
Expand Up @@ -211,8 +211,6 @@ mod readaction;
mod register;
mod registercluster;
mod registerproperties;
#[cfg(feature = "unstable-riscv")]
mod riscv;
mod usage;
mod writeconstraint;

Expand Down
113 changes: 0 additions & 113 deletions svd-parser/src/riscv.rs

This file was deleted.

2 changes: 2 additions & 0 deletions svd-rs/CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).

## Unreleased

- Revert the `riscv` elements, as well as the `unstable-riscv` feature.

## [v0.14.9] - 2024-08-20

- Add `riscv::Exception` for custom exception source enumerations.
Expand Down
1 change: 0 additions & 1 deletion svd-rs/Cargo.toml
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,6 @@ readme = "README.md"

[features]
derive-from = []
unstable-riscv = []

[dependencies]
thiserror = "1.0.31"
Expand Down
26 changes: 0 additions & 26 deletions svd-rs/src/device.rs
Original file line number Diff line number Diff line change
@@ -1,5 +1,3 @@
#[cfg(feature = "unstable-riscv")]
use super::Riscv;
use super::{
BuildError, Cpu, Description, EmptyToNone, Name, Peripheral, RegisterProperties, SvdError,
ValidateLevel,
Expand Down Expand Up @@ -107,14 +105,6 @@ pub struct Device {
/// Specify the compliant CMSIS-SVD schema version
#[cfg_attr(feature = "serde", serde(skip, default = "default_schema_version"))]
pub schema_version: String,

/// Describe the processor included in the device
#[cfg_attr(
feature = "serde",
serde(default, skip_serializing_if = "Option::is_none")
)]
#[cfg(feature = "unstable-riscv")]
pub riscv: Option<Riscv>,
}

fn default_xmlns_xs() -> String {
Expand All @@ -140,8 +130,6 @@ pub struct DeviceBuilder {
version: Option<String>,
description: Option<String>,
license_text: Option<String>,
#[cfg(feature = "unstable-riscv")]
riscv: Option<Riscv>,
cpu: Option<Cpu>,
header_system_filename: Option<String>,
header_definitions_prefix: Option<String>,
Expand All @@ -164,8 +152,6 @@ impl From<Device> for DeviceBuilder {
version: Some(d.version),
description: Some(d.description),
license_text: d.license_text,
#[cfg(feature = "unstable-riscv")]
riscv: d.riscv,
cpu: d.cpu,
header_system_filename: d.header_system_filename,
header_definitions_prefix: d.header_definitions_prefix,
Expand Down Expand Up @@ -216,12 +202,6 @@ impl DeviceBuilder {
self.license_text = value;
self
}
/// Set the riscv of the device.
#[cfg(feature = "unstable-riscv")]
pub fn riscv(mut self, value: Riscv) -> Self {
self.riscv = Some(value);
self
}
/// Set the cpu of the device.
pub fn cpu(mut self, value: Option<Cpu>) -> Self {
self.cpu = value;
Expand Down Expand Up @@ -303,8 +283,6 @@ impl DeviceBuilder {
})
.ok_or_else(|| BuildError::Uninitialized("description".to_string()))?,
license_text: self.license_text,
#[cfg(feature = "unstable-riscv")]
riscv: self.riscv,
cpu: self.cpu,
header_system_filename: self.header_system_filename,
header_definitions_prefix: self.header_definitions_prefix,
Expand Down Expand Up @@ -363,10 +341,6 @@ impl Device {
if builder.license_text.is_some() {
self.license_text = builder.license_text.empty_to_none();
}
#[cfg(feature = "unstable-riscv")]
if builder.riscv.is_some() {
self.riscv = builder.riscv;
}
if builder.cpu.is_some() {
self.cpu = builder.cpu;
}
Expand Down
6 changes: 0 additions & 6 deletions svd-rs/src/lib.rs
Original file line number Diff line number Diff line change
Expand Up @@ -94,12 +94,6 @@ pub use self::protection::Protection;
pub mod datatype;
pub use self::datatype::DataType;

/// Custom objects for the RISC-V ecosystem
#[cfg(feature = "unstable-riscv")]
pub mod riscv;
#[cfg(feature = "unstable-riscv")]
pub use self::riscv::Riscv;

/// Level of validation
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ValidateLevel {
Expand Down
Loading

0 comments on commit 909a68b

Please sign in to comment.