Skip to content

Commit

Permalink
Fix floorplan for example Sky130 VLSI flow
Browse files Browse the repository at this point in the history
Update floorplan for changed SRAM instances.
  • Loading branch information
ethanwu10 committed Sep 3, 2024
1 parent 8185ea7 commit 01d417a
Showing 1 changed file with 11 additions and 6 deletions.
17 changes: 11 additions & 6 deletions vlsi/example-sky130.yml
Original file line number Diff line number Diff line change
Expand Up @@ -43,29 +43,34 @@ vlsi.inputs.placement_constraints:

# Place SRAM memory instances
# data cache
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0"
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0"
type: hardmacro
x: 50
y: 50
y: 150
orientation: r90
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_1_0"
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0"
type: hardmacro
x: 50
y: 800
orientation: r90

# tag array
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0"
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0"
type: hardmacro
x: 50
y: 1600
orientation: r90

# instruction cache
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0"
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0"
type: hardmacro
x: 50
y: 2100
y: 2000
orientation: r90
- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_1_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0"
type: hardmacro
x: 50
y: 2400
orientation: r90


Expand Down

0 comments on commit 01d417a

Please sign in to comment.