Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

BOOM Bug #132

Closed
abejgonzalez opened this issue Jul 4, 2019 · 0 comments
Closed

BOOM Bug #132

abejgonzalez opened this issue Jul 4, 2019 · 0 comments
Assignees
@abejgonzalez @jerryz123
Labels
bug

Comments

@abejgonzalez
Copy link
Contributor

Fetch Monitor trips with current RC bump: https://circleci.com/gh/ucb-bar/chipyard/1649?utm_campaign=vcs-integration-link&utm_medium=referral&utm_source=github-build-link
jerryz123 pushed a commit that referenced this issue Apr 19, 2023
@timsnyder-siv @timsnyder
add default member initializer for mm_dramsim2_t::clock_hz (#132)
0743c5a 
in firesim/firesim#764 MIDAS-level simulation has been timing out.  This
is being caused by uninitialized value of clock_hz.  In general all
non-static data members should be given default member initializers
to guard against cases like this where several of the constructor
signatures of mm_dramsim2_t fail to initialize clock_hz.

Co-authored-by: Tim Snyder <[email protected]>
jerryz123 added a commit that referenced this issue Apr 19, 2024
@jerryz123
Merge pull request #132 from ucb-bar/chisel3.6
c0a6c2c 
Chisel3.6
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@abejgonzalez abejgonzalez

@jerryz123 jerryz123

Labels
bug
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@abejgonzalez @jerryz123