Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

i want to build a customed SOC bitstream in chipyard /FPGA #2102

Open
2 tasks done
cinder023 opened this issue Oct 28, 2024 · 3 comments
Open
2 tasks done

i want to build a customed SOC bitstream in chipyard /FPGA #2102

cinder023 opened this issue Oct 28, 2024 · 3 comments

Comments

@cinder023
Copy link

cinder023 commented Oct 28, 2024

Background Work

Feature Description

I want to generate my own custom SOC to burn a bitstream file to a supported development board (i.e. not limited to the off-the-shelf configuration provided by the config.scala file in the FPGA/src/main/scala/board folder) What configuration should I add?

Motivating Example

For example, I want to generate a CVA6+AXI based SOC in Nexysvideo.However,there is no related configuration about CVA6 in the
config.scala under FPGA/src/main/scala/board folder

@jerryz123
Copy link
Contributor

You'll have to construct the configuration yourself, matching what was done for the example configurations for that board

@cinder023
Copy link
Author

You'll have to construct the configuration yourself, matching what was done for the example configurations for that board

by the way,i want to combine CVA6 +ARA in chipyard ,I don't know how to start at the moment, should I use chisel to exemplify cva6 blackbox.scala and ara blackbox.scala?

@jerryz123
Copy link
Contributor

jerryz123 commented Oct 30, 2024 via email

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

2 participants