Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix Arty100T verilog build #1608

Merged
merged 4 commits into from
Sep 27, 2023
Merged

Fix Arty100T verilog build #1608

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
668bf89
Bump rocket-chip
jerryz123 Sep 26, 2023
468d933
Bump fpga-shells
jerryz123 Sep 26, 2023
a8c9158
Add Arty100T verilog build to CI
jerryz123 Sep 26, 2023
1c8b534
Fix Arty100T harness disconnected LEDs
jerryz123 Sep 26, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion .github/scripts/defaults.sh
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -34,7 +34,7 @@ grouping["group-accels"]="chipyard-mempress chipyard-sha3 chipyard-hwacha chipya
grouping["group-constellation"]="chipyard-constellation"
grouping["group-tracegen"]="tracegen tracegen-boom"
grouping["group-other"]="icenet testchipip constellation rocketchip-amba rocketchip-tlsimple rocketchip-tlwidth rocketchip-tlxbar"
grouping["group-fpga"]="arty vcu118 vc707"
grouping["group-fpga"]="arty vcu118 vc707 arty100t"

# key value store to get the build strings
declare -A mapping
Expand Down Expand Up @@ -81,3 +81,4 @@ mapping["rocketchip-tlxbar"]="SUB_PROJECT=rocketchip CONFIG=TLXbarUnitTestConfig
mapping["arty"]="SUB_PROJECT=arty verilog"
mapping["vcu118"]="SUB_PROJECT=vcu118 verilog"
mapping["vc707"]="SUB_PROJECT=vc707 verilog"
mapping["arty100t"]="SUB_PROJECT=arty100t verilog"
2 changes: 1 addition & 1 deletion fpga/fpga-shells
Open in desktop
Submodule fpga-shells updated 1 files
+3 −6 src/main/scala/shell/xilinx/Arty100TShell.scala
1 change: 1 addition & 0 deletions fpga/src/main/scala/arty100t/Harness.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -54,6 +54,7 @@ class Arty100THarness(override implicit val p: Parameters) extends Arty100TShell
override lazy val module = new HarnessLikeImpl

class HarnessLikeImpl extends Impl with HasHarnessInstantiators {
all_leds.foreach(_ := DontCare)
clockOverlay.overlayOutput.node.out(0)._1.reset := ~resetPin

val clk_100mhz = clockOverlay.overlayOutput.node.out.head._1.clock
Expand Down
2 changes: 1 addition & 1 deletion generators/rocket-chip
Open in desktop
Submodule rocket-chip updated 2 files
+8 −6 src/main/scala/devices/tilelink/Plic.scala
+11 −0 src/main/scala/subsystem/Configs.scala