-
Notifications
You must be signed in to change notification settings - Fork 653
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Remove references to ENABLE_YOSYS #1695
Conversation
@@ -22,8 +22,6 @@ vlsi.inputs.placement_constraints: | |||
bottom: 10 | |||
|
|||
# Place SRAM memory instances | |||
# SRAM paths and configurations are slightly different due to ENABLE_YOSYS_FLOW flag | |||
# data cache | |||
- path: "RocketTile/dcache/data/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0" |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Do these paths need to change?
@@ -54,8 +54,6 @@ vlsi.inputs.placement_constraints: | |||
bottom: 10 | |||
|
|||
# Place SRAM memory instances | |||
# SRAM paths and configurations are slightly different due to ENABLE_YOSYS_FLOW flag | |||
# data cache | |||
- path: "ChipTop/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0" |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Do these paths need to change?
vlsi/tutorial.mk
Outdated
# Yosys compatibility for CIRCT-generated Verilog, at the expense of elaboration time. | ||
ENABLE_YOSYS_FLOW = 1 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This needs to get reverted.
Though I opened the PR, I approve of this (now that @nayiri-k fixed things). Merging. |
Now that CIRCT 1.60.0 is released it should support disabling packed arrays for Yosys.
Related PRs / Issues:
Type of change:
Impact:
Contributor Checklist:
main
as the base branch?changelog:<topic>
label?changelog:
label?.conda-lock.yml
file if you updated the conda requirements file?Please Backport
?