-
Notifications
You must be signed in to change notification settings - Fork 59
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add Chip ID Pin #212
Add Chip ID Pin #212
Conversation
src/main/scala/soc/ChipIdPin.scala
Outdated
import freechips.rocketchip.subsystem._ | ||
|
||
case class ChipIdPinParams ( | ||
numChips: Int = 1, |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Instead of numChips
, lets just make this width
. Everything is in relation to the width.
src/main/scala/soc/ChipIdPin.scala
Outdated
|
||
val inner_io = tlbus { | ||
val node = TLRegisterNode( | ||
address = Seq(AddressSet(params.chipIdAddr, 0xfff)), //TODO: fix address set size |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Lets make the address set size 4096 bytes, to match all the other devices.
A wider size than the actual register also simplifies address decoding.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Minor nits, otherwise looks good here
d7c22be
to
28a4d01
Compare
Adds a pin to set the chip id for each chip. The pin drives a read-only MMIO register attached to the CBUS.
The purpose of adding this pin is to enable cache coherency across multi-chip configs in Chipyard.