ucb-bar / vexiiriscv-tile Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Chisel wrapper for the SpinalHDL VexiiRiscv CPU implementation, implementing Chipyard compatibility

BSD-3-Clause license

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 13 Commits
VexiiRiscv @ b9f015a		VexiiRiscv @ b9f015a
src/main/scala/vexiiriscv		src/main/scala/vexiiriscv
.gitignore		.gitignore
.gitmodules		.gitmodules
LICENSE		LICENSE
README.md		README.md

Repository files navigation

Chipyard/Rocket-chip Tile Wrapper for the VexiiRiscv core

About

Chisel wrapper for the SpinalHDL VexiiRiscv CPU implementation, implementing Chipyard compatibility

BSD-3-Clause license

Custom properties

Report repository

Releases

No releases published

Packages

No packages published

Languages

Scala 100.0%