Skip to content

Releases: Bareflank/pal

June 2022 Release 1

17 Jun 17:54
@JaredWright JaredWright
22.06.1
407048a
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.
Compare
Choose a tag to compare
June 2022 Release 1 Latest
Latest

This release includes:

  • Bug fixes and improvements for Rust code generation
  • Bug fixes and improvements for the Cargo build interface
Assets 2
Loading

August 2021 Release

20 Aug 22:41
@JaredWright JaredWright
21.08.1
2cf0f7d
Compare
Choose a tag to compare
August 2021 Release

This release includes:

  • Rust code generators
  • Drivers (Windows and Linux) to forward PAL from userspace->kernel
  • Refactored CMake build interface
  • Experimental Cargo build interface
  • Better support for peripheral devices (memory mapped, and x86 port I/O)
  • Examples
  • Updated integration tests
  • Updated README
Assets 2
Loading

October 2020 Release

22 Oct 14:13
@JaredWright JaredWright
20.10.1
485b7f2
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.
Compare
Choose a tag to compare
October 2020 Release

This release introduces three major changes to the PAL project:

  1. A revised function naming convention for generated C code. This release changes the pattern for public-facing C APIs to pal_<verb>_<noun>, away from the previous pattern pal_<noun>_<verb>. For example, an accessor for reading the ia32_feature_control MSR of the Intel platform is now pal_get_ia32_feature_control(), rather than pal_ia32_feature_control_get()

  2. Support for system instruction code generation on the Intel platform. This feature includes data definitions (.yml files) for many system instructions within Intel x64, libpal assembly routines to back each defined instruction, and code generation capabilities that create C and C++ APIs for interfacing with those instructions.

  3. AMD register data definitions for MSRs, CPUID functions, VMCB fields, and control registers. This will be used as the basis for generating AMD compatible register access functions in a future release

Assets 2
Loading

July 2020 Release

10 Jul 18:11
@JaredWright JaredWright
20.07.1
bea1fab
Compare
Choose a tag to compare
July 2020 Release

This release introduces a new component to the project: libpal. This component will provide execute-like operations for CPU instructions, and will incrementally become a new access mechanism backend for PAL generated source code.

Assets 2
Loading

April 2020 Release 1

23 Apr 21:45
@JaredWright JaredWright
20.04.1
d5a6d31
Compare
Choose a tag to compare
April 2020 Release 1

This release contains minor bug fixes

  • Bug fix for incorrectly generated accessors for VMCS fields that aren't 64 bits wide
  • Removed header dependencies for printf while PAL is configured with a different print mechanism
Assets 2
Loading

March 2020 Release 1

29 Mar 12:51
@JaredWright JaredWright
20.03.1
d4471e7
Compare
Choose a tag to compare
March 2020 Release 1
  • Update pal for build compatibility when building as a sub-project CMake's FetchContent module
  • Add support for building using CMake + Windows + Ninja
  • Add experimental support for ACPI
Assets 2
Loading