-
Notifications
You must be signed in to change notification settings - Fork 86
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
merge(main); Merge main into if_gen #623
Merged
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
update(LIB, UART, CACHE): submodules
This reverts commit 0cd8674. The `axi_m_port` interface of iob-soc is a bus with multiple `axi_m` interfaces. Therefore, we should specify that the `ext_mem` component of iob-soc only uses the first interface of that bus. Without the bit select (even for 1 bit signals), the Verilog will assign the entire bus to the `ext_mem` component.
- Dynamically remove `[0+:1]` part select in AXI connections of ext_mem0 in iob_soc.v template if the bus size is 1 (because we can't use part select in scalar values).
- fpga-test checks for "Test passed" after regular fpga-run
feat(fpga): add fpga test target, update CI to run `fpga-test`
Allow override of `N_SLAVES` macro by subclasses; Update `axi_m_port` part select script.
[LIB] fixed spyglass and alint tcl
- update CI to run individual fpga tests - `fpga-test` target always runs 4 predefined fpga-tests
fix(CI): run individual fpga tests
- update software macro addresses for software accessible registers to have `_ADDR` sufix
- remove unused SWREG_rvalid_rd signal. Now swreg module generates rvalid signal for all software accessible registers
fix(SWREG): <SWREG>_ADDR as macro address; remove unused <SWREG>_rvalikd_rd signal
[mkregs] removed unused pc
- update AXI submodule to have iob_module structure for axi_ram and axi_interconnect modules - passes LIB modules simulation tests - remove redundant interface names - update interface generation to copy files from setup dir to build dir - passes UART core simulation tests
- update CACHE submodule - working SOC tests - LIB fixes: - remove duplicated iob_tasks
- working LIB and UART tests NOTE: still need to merge CACHE with latest main branch
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Note: probably @arturum1 should review this PR