Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add needed suffixes to accomodate new Py2HWSW syntax #951

Merged
merged 36 commits into from
Sep 20, 2024
Merged

Add needed suffixes to accomodate new Py2HWSW syntax #951

merged 36 commits into from
Sep 20, 2024

Conversation

agrevin
Copy link
Contributor

@agrevin agrevin commented Sep 20, 2024 •
edited
Loading

Also removed accumulators, that were moved to py2, and updated py2 version

@agrevin
Update altera cores to new py2 syntaxe
11a9846
@agrevin
Update py2 version
337b439
@agrevin
Update amd directiory to new py2 syntax
12cbc5a
@agrevin
Update counter directory to new py2 syntax
7712ab1
@agrevin
Update arith directory to new py2 syntax
1394dba
@agrevin
Update buses directory to new py2 syntax
f9cfc4d
@agrevin
Update clocks, fifo, gpio, picorv32, regileiif, timer, uart directori…
6c85590 
…es to new py2 syntax
@agrevin
Update shifters and synchronizers directories to new py2 syntax
faec986
@agrevin
Update memories directory to new py2 syntax
a994b32
@agrevin
Update py2 version to accomodate csrs with new syntax
f64ef20
@agrevin
Change csrs connections
65d4a7d
@agrevin
Update iob_soc syntax to new lib
5c254b4
@agrevin
Update syntax of bootrom
f5f8479
@agrevin
Update py2 version
7da179f
@agrevin
Fix test errors
6045c82
@agrevin
Remove suffix from wire in uart
c627654
@agrevin
Fix pulse_gen
ba6aae9
@agrevin
Update csrs output connections
7005f3b
@agrevin
Fix iob_nco
a104a81
@agrevin
Remove data_nxt_o wire in nco
d5b6baf
@agrevin
Update nco sync
f1916d6
@agrevin
updated vex
3e97cc3
@agrevin
change vexriscv connections
4739dfa
@agrevin
Fix axi interconnect wrapper connections
acbbb1c
@agrevin
Fix ALL wrapper connections
328e25e
@agrevin
Update bootrom connections to csrs
71211c4
@agrevin
Update hardware directory to new py2 syntax
a848153
@agrevin
Fix sim wrapper connections
797aaa9
@agrevin
Fix sim wrapper connections
d0c5322
@agrevin
fix soc sim wrapper
6c56695
@agrevin
Copy link
Contributor Author

agrevin commented Sep 20, 2024

This PR should allow the tests in IObundle/py2hwsw#47 to pass.

@jjts jjts merged commit 94ac191 into IObundle:if_gen2 Sep 20, 2024
6 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@agrevin @jjts