Skip to content
This repository has been archived by the owner on Sep 6, 2024. It is now read-only.

Actions: TinyTapeout/tt08-verilog-template

Actions

fpga

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
fpga.yaml
10 workflow runs
10 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

chore: update pytest version fpga #10: Commit 7ae2fbf pushed by urish
June 13, 2024 15:29 30s main
main
June 13, 2024 15:29 30s
docs: update url for local hardening doc fpga #9: Commit 5b33e87 pushed by urish
June 12, 2024 18:53 30s main
main
June 12, 2024 18:53 30s
style: remove trailing whitespace fpga #8: Commit be99b92 pushed by urish
June 12, 2024 18:49 35s main
main
June 12, 2024 18:49 35s
fix: keep power strip density in parity with openlane1 fpga #7: Commit b40a02f pushed by urish
June 10, 2024 08:22 36s main
main
June 10, 2024 08:22 36s
docs: remind to update the test Makefile in info.yaml fpga #6: Commit acd4f5d pushed by urish
June 6, 2024 19:53 58s main
main
June 6, 2024 19:53 58s
fix(test): typo result.xml -> results.xml fpga #5: Commit 5b78e4a pushed by urish
June 6, 2024 04:26 56s main
main
June 6, 2024 04:26 56s
feat: change config.tcl to config.json fpga #4: Commit 50d6f18 pushed by urish
June 4, 2024 17:25 52s main
main
June 4, 2024 17:25 52s
fix: openlane2 generated broken lef fpga #3: Commit 91914b3 pushed by urish
June 2, 2024 08:57 42s main
main
June 2, 2024 08:57 42s
refactor: migrate user_config.tcl -> user_config.json fpga #2: Commit 0785cc7 pushed by urish
June 2, 2024 08:45 45s main
main
June 2, 2024 08:45 45s
feat: switch to openlane2 by default fpga #1: Commit dffb6e6 pushed by urish
June 1, 2024 19:21 43s main
main
June 1, 2024 19:21 43s