Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Lucas/find all jtags #649

Draft
wants to merge 38 commits into
base: staging
Choose a base branch
from
Draft

Lucas/find all jtags #649

wants to merge 38 commits into from
+723 −158

Conversation

lmbollen
Copy link
Contributor

@lmbollen lmbollen commented Oct 11, 2024 •
edited
Loading

Make sure we know which JTAG device belongs to which FPGA

So far we've found:

1-5-1:1     "210308B0B0C2" 
1-5-2:1     "210308B3A22D"
1-5.3:1     "JTAG scan chain interrogation failed: all ones"
1-5.4.1:1   "210308B0AFD4"
1-5.4.2:1   "210308B0AE6D"
1-5.4.3:1   "210308B0AE73"
1-5.4.4.1:1 "210308B0992E"
1-5.4.4.2:1 "210308B3B272"

The connection of 1-5.3:1, which based on elimination should belong to 210308B0AE65 seems to be broken though.

As next step we might want a CI check that verifies that these USB locations match the with the FPGA IDs, but that is impeded by #648 and presumably low priority

@lmbollen
Add forwarding of port 1234 to ci.yml for HITL
e3a61aa
@lmbollen
Add dhcp to vexRiscvTcpTest
67e67b3
@lmbollen
Add logger to smoltcp_echo
cfa8304
@lmbollen
Add panic info to smoltcp_echo
6107efb
@lmbollen
Small fixes in axi and smoltcp rust code
6a57079
@lmbollen
Increase smoltcp_memory_sizes
4a279d1
@lmbollen
Add end_of_time to Instant
2d29e60
@lmbollen
Add Display traits for Instant and Duration
354b356
@lmbollen
Rewrite smoltcp_echo to be client instead of server
39c053a 
In the end we want the  FPGAs to connect to a host PC and send data
@lmbollen
Extend UartLogger with logging options
896ec1a 
`display_level` and `display_source`
@lmbollen
smoltcp_echo set display_source to Warn
768db57
@lmbollen
Capture dnaSerialPairs and deviceIdDnaPairs
5a30016
@lmbollen
Replace dnaSerialPairs with deviceIdSerialPairs
6a0d967
@lmbollen
Add dna-over-serial HITL test
a024c48 
This test programs all FPGAs with a design that
continuously transmits its DNA over the available
UART interface.

Then we check for each uart interface if we
receive the correct DNA.
@lmbollen
vexRiscEthernet remove "name" ::: type annotations
d2b87da
@lmbollen
Add debug.json
451359f
@lmbollen
Add sendSerial component
e148761 
Continuously transmits DNA over uart
@lmbollen
Add debug.json with dnaOverSerial
285a1ac
@lmbollen
Adjust debug.json to test vexRiscvTest
df504dd
@lmbollen lmbollen force-pushed the lucas/find-all-jtags branch 6 times, most recently from 271734a to 7a68337 Compare October 11, 2024 12:38
@lmbollen lmbollen force-pushed the lucas/find-all-jtags branch 3 times, most recently from 5e54d7d to 0132613 Compare October 14, 2024 07:45
@lmbollen lmbollen force-pushed the lucas/find-all-jtags branch 5 times, most recently from 3b65a8e to 9986600 Compare October 14, 2024 07:45
@hydrolarus hydrolarus mentioned this pull request Nov 11, 2024
Open
@martijnbastiaan martijnbastiaan added the 1 Review/merge first label Nov 13, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
1 Review/merge first
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@lmbollen @martijnbastiaan