Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add pre-process step and a driver function to the test infrastructure #664

Open
wants to merge 6 commits into
base: staging
Choose a base branch
from

Conversation

hydrolarus
Copy link
Contributor

@hydrolarus hydrolarus commented Oct 30, 2024

This adds a pre-process and driver function to HITL tests as well as re-order some code.

@hydrolarus hydrolarus force-pushed the pre-process branch 7 times, most recently from 74b703c to 2b1f8f5 Compare November 6, 2024 15:29
@hydrolarus hydrolarus marked this pull request as ready for review November 6, 2024 15:29
bittide-shake/exe/Main.hs Outdated Show resolved Hide resolved
@hydrolarus
Copy link
Contributor Author

Since this rewrites all the tests using VexRiscv to be programmed before HITL test start it needs to access all FPGAs via JTAG, but #649 blocks this, so the software clock control HITL test is blocked on that.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
2 Review/merge second
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants