Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

User/dev/ekarabulut/fpga cw305 #13

Closed
wants to merge 8 commits into from
Closed

Conversation

ekarabu
Copy link
Collaborator

@ekarabu ekarabu commented Oct 22, 2024

Added CW305 FPGA optimization flag.
This flag removes verif only functions such as pk_decode or sig_decode.
This flag also reduces number of NTT engine to one.

src/mldsa_top/rtl/ntt_arbiter.sv Outdated Show resolved Hide resolved
src/mldsa_top/rtl/ntt_arbiter.sv Show resolved Hide resolved
Nitsirks
Nitsirks previously approved these changes Oct 22, 2024
remove the wrong comment
…with updated timestamp and hash after successful run
@ekarabu ekarabu requested a review from Nitsirks October 22, 2024 22:24
@ekarabu ekarabu closed this Oct 23, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants