Adding Verilog files to artifacts. #70
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| name: docs | |
| on: | |
| push: | |
| workflow_dispatch: | |
| jobs: | |
| docs: | |
| runs-on: ubuntu-latest | |
| steps: | |
| - name: Checkout repo | |
| uses: actions/checkout@v4 | |
| with: | |
| submodules: recursive | |
| # Build Verilog if necessary from, e.g. TL-Verilog (to satisfy Verilog existence check). | |
| - name: Build Verilog | |
| run: | | |
| cd test | |
| make verilog | |
| - name: Build docs | |
| uses: TinyTapeout/tt-gds-action/docs@tt06 |