for `VarInfo`s which are declared in memory, the `VarInfo`
initialization is missing `decl_node` and therefore different variables
with the same type get detected as overlapping in loop iterator
modification detection. this commit properly initializes the `VarInfo`s
in memory.

fix test for rw analysis for AnAssign nodes