Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

CVE-2017-5715 AArch64 #2072

Merged
merged 5 commits into from
Jan 16, 2018
Merged

CVE-2017-5715 AArch64 #2072

merged 5 commits into from
Jan 16, 2018

Commits on Jan 16, 2018

  1. core: arm.h: move midr definitions 

    Moves MIDR definitions from arm32.h to arm.h

Reviewed-by: Jerome Forissier <[email protected]>
Signed-off-by: Jens Wiklander <[email protected]>
    @jenswi-linaro
    jenswi-linaro committed Jan 16, 2018
    Configuration menu
    Copy the full SHA
    536ff1b View commit details
    Browse the repository at this point in the history

  2. core: thread_a64.S: cleanup vector entries 

    Renames the labels in the exception vector to use consistent lower case
names.

Reviewed-by: Jerome Forissier <[email protected]>
Signed-off-by: Jens Wiklander <[email protected]>
    @jenswi-linaro
    jenswi-linaro committed Jan 16, 2018
    Configuration menu
    Copy the full SHA
    e7e589c View commit details
    Browse the repository at this point in the history

  3. core: arm64: pad vector with illegal instruction 

    Pads exception vector with an illegal instruction to improve robustness.

Reviewed-by: Jerome Forissier <[email protected]>
Signed-off-by: Jens Wiklander <[email protected]>
    @jenswi-linaro
    jenswi-linaro committed Jan 16, 2018
    Configuration menu
    Copy the full SHA
    37655b5 View commit details
    Browse the repository at this point in the history

  4. core: arm64: thread: update vector relative to vbar 

    With CFG_CORE_UNMAP_CORE_AT_EL0=y the exception vector is updated to use
the minimal kernel mapping during user space execution. With this patch
vbar is updated relative to previous value in vbar to allow different
exception vectors for different cpu types.

Reviewed-by: Jerome Forissier <[email protected]>
Signed-off-by: Jens Wiklander <[email protected]>
    @jenswi-linaro
    jenswi-linaro committed Jan 16, 2018
    Configuration menu
    Copy the full SHA
    0ea869b View commit details
    Browse the repository at this point in the history

  5. core: arm64.S: spectre workaround 

    If build with CFG_CORE_WORKAROUND_SPECTRE_BP_SEC=y invalidate branch
predictor on all secure world exceptions originating in secure EL0
(secure user space).

Fixes CVE-2017-5715

Reviewed-by: Jerome Forissier <[email protected]>
Tested-by: Jerome Forissier <[email protected]> (HiKey960)
Signed-off-by: Jens Wiklander <[email protected]>
    @jenswi-linaro
    jenswi-linaro committed Jan 16, 2018
    Configuration menu
    Copy the full SHA
    2f93d96 View commit details
    Browse the repository at this point in the history